5秒后页面跳转
5962-9070101MEA PDF预览

5962-9070101MEA

更新时间: 2024-01-30 07:09:54
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
12页 279K
描述
Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

5962-9070101MEA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.75系列:HCT
JESD-30 代码:R-XDIP-T16逻辑集成电路类型:J-K FLIP-FLOP
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:UNSPECIFIED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):60 ns认证状态:Qualified
筛选级别:MIL-STD-883最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子位置:DUAL触发器类型:POSITIVE EDGE
Base Number Matches:1

5962-9070101MEA 数据手册

 浏览型号5962-9070101MEA的Datasheet PDF文件第2页浏览型号5962-9070101MEA的Datasheet PDF文件第3页浏览型号5962-9070101MEA的Datasheet PDF文件第4页浏览型号5962-9070101MEA的Datasheet PDF文件第5页浏览型号5962-9070101MEA的Datasheet PDF文件第6页浏览型号5962-9070101MEA的Datasheet PDF文件第7页 
CD54HC109, CD74HC109,  
CD54HCT109, CD74HCT109  
Data sheet acquired from Harris Semiconductor  
SCHS140E  
Dual J-K Flip-Flop with Set and Reset  
Positive-Edge Trigger  
March 1998 - Revised October 2003  
Features  
Description  
• Asynchronous Set and Reset  
• Schmitt Trigger Clock Inputs  
The ’HC109 and ’HCT109 are dual J-K flip-flops with set and  
reset. The flip-flop changes state with the positive transition  
of Clock (1CP and 2CP).  
[ /Title  
(CD74H  
C109,  
CD74H  
CT109)  
/Subject  
(Dual J-  
K Flip-  
Flop  
• Typical f  
MAX  
= 54MHz at V = 5V, C = 15pF,  
CC L  
The flip-flop is set and reset by active-low S and R,  
respectively. A low on both the set and reset inputs  
simultaneously will force both Q and Q outputs high.  
However, both set and reset going high simultaneously  
results in an unpredictable output condition.  
o
T = 25 C  
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
Ordering Information  
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
PART NUMBER  
CD54HC109F3A  
CD54HCT109F3A  
CD74HC109E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
with Set  
and  
Reset  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC109M  
at V  
= 5V  
CC  
CD74HC109MT  
CD74HC109M96  
CD74HCT109E  
CD74HCT109M  
CD74HCT109MT  
CD74HCT109M96  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
l
OL OH  
Pinout  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel of  
250.  
CD54HC109, CD54HCT109  
(CERDIP)  
CD74HC109, CD74HCT109  
(PDIP, SOIC)  
TOP VIEW  
1R  
1J  
1
2
3
4
5
6
7
8
16 V  
CC  
15 2R  
14 2J  
13 2K  
12 2CP  
11 2S  
10 2Q  
1K  
1CP  
1S  
1Q  
1Q  
9
2Q  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

与5962-9070101MEA相关器件

型号 品牌 描述 获取价格 数据表
5962-9070101MEX ETC J-K-Type Flip-Flop

获取价格

5962-90701MPA VISHAY IC 1-CHANNEL, SGL POLE SGL THROW SWITCH, CDIP8, CERDIP-8, Multiplexer or Switch

获取价格

5962-9070201MEA TI 高速 CMOS 逻辑四路 2 输入多路复用器 | J | 16 | -55 to 125

获取价格

5962-9070201MEX ETC 2-Input Digital Multiplexer

获取价格

5962-9070301MEA TI 高速 CMOS 逻辑四路 2 输入多路复用器 | J | 16 | -55 to 125

获取价格

5962-9070301MEX ETC 2-Input Digital Multiplexer

获取价格