5秒后页面跳转
5962-8974601CA PDF预览

5962-8974601CA

更新时间: 2024-02-26 09:30:45
品牌 Logo 应用领域
德州仪器 - TI 栅极逻辑集成电路
页数 文件大小 规格书
13页 348K
描述
High Speed CMOS Logic 8-Input NAND Gate

5962-8974601CA 技术参数

生命周期:Obsolete包装说明:FRIT SEALED, CERDIP-14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.78Is Samacsys:N
系列:HCTJESD-30 代码:R-GDIP-T14
逻辑集成电路类型:NAND GATE功能数量:1
输入次数:8端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

5962-8974601CA 数据手册

 浏览型号5962-8974601CA的Datasheet PDF文件第2页浏览型号5962-8974601CA的Datasheet PDF文件第3页浏览型号5962-8974601CA的Datasheet PDF文件第4页浏览型号5962-8974601CA的Datasheet PDF文件第5页浏览型号5962-8974601CA的Datasheet PDF文件第6页浏览型号5962-8974601CA的Datasheet PDF文件第7页 
CD54/74HC30,  
CD54/74HCT30  
Data sheet acquired from Harris Semiconductor  
SCHS121D  
High Speed CMOS Logic  
8-Input NAND Gate  
August 1997 - Revised September 2003  
Features  
Description  
• Buffered Inputs  
The ’HC30 and ’HCT30 each contain an 8-input NAND gate  
in one package. They provide the system designer with the  
direct implementation of the positive logic 8-input NAND  
function. Logic gates utilize silicon gate CMOS technology to  
achieve operating speeds similar to LSTTL gates with the  
low power consumption of standard CMOS integrated cir-  
cuits. All devices have the ability to drive 10 LSTTL loads.  
The HCT logic family is functionally pin compatible with the  
• Typical Propagation Delay: 10ns at V  
o
= 5V,  
[ /Title  
(CD54H  
C30,  
CD74H  
C30,  
CC  
C = 15pF, T = 25 C  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C standard LS logic family.  
CD74H  
CT30)  
/Subject  
(High  
Speed  
CMOS  
Logic 8-  
• Balanced Propagation Delay and Transition Times  
Ordering Information  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
TEMP. RANGE  
o
PART NUMBER  
CD54HC30F3A  
CD54HCT30F3A  
CD74HC30E  
( C)  
PACKAGE  
14 Ld CERDIP  
14 Ld CERDIP  
14 Ld PDIP  
• HC Types  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
CD74HC30M  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOP  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
CD74HC30MT  
CD74HC30M96  
CD74HC30NSR  
CD74HC30PW  
CD74HC30PWR  
CD74HC30PWT  
CD74HCT30E  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
l
OL OH  
14 Ld TSSOP  
14 Ld TSSOP  
14 Ld TSSOP  
14 Ld PDIP  
Pinout  
CD54HC30, CD54HCT30 (CERDIP)  
CD74HC30 (PDIP, SOIC, SOP, TSSOP)  
CD74HCT30 (PDIP, SOIC)  
TOP VIEW  
A
B
1
2
3
4
5
6
7
14  
V
CD74HCT30M  
CD74HCT30MT  
CD74HCT30M96  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
CC  
13 NC  
C
12  
11  
H
G
D
E
10 NC  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
F
9
8
NC  
Y
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated.  
1

与5962-8974601CA相关器件

型号 品牌 描述 获取价格 数据表
5962-8974601CX ETC Single 8-input NAND Gate

获取价格

5962-89747012A TI HEX INVERTERS

获取价格

5962-89747012X ETC Hex Inverter

获取价格

5962-8974701CA TI HEX INVERTERS

获取价格

5962-8974701CX ETC Hex Inverter

获取价格

5962-8974701VCA TI HEX INVERTERS

获取价格