5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 54AC16373WD
54AC16373WD PDF预览

54AC16373WD

更新时间： 2024-02-23 07:57:54
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路输出元件
页数 文件大小 规格书
7页 135K
描述
16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

获取价格

54AC16373WD 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：0.380 INCH, CERAMIC, FP-48针数：48
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.12Is Samacsys：N
系列：ACJESD-30 代码：R-GDFP-F48
长度：15.748 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.024 A
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装等效代码：FL48,.4,25封装形状：RECTANGULAR
封装形式：FLATPACK电源：3.3/5 V
Prop。Delay @ Nom-Sup：10 ns传播延迟（tpd）：10.9 ns
认证状态：Not Qualified座面最大高度：3.05 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子形式：FLAT
端子节距：0.635 mm端子位置：DUAL
宽度：9.652 mmBase Number Matches：1

54AC16373WD 数据手册

 浏览型号54AC16373WD的Datasheet PDF文件第2页浏览型号54AC16373WD的Datasheet PDF文件第3页浏览型号54AC16373WD的Datasheet PDF文件第4页浏览型号54AC16373WD的Datasheet PDF文件第5页浏览型号54AC16373WD的Datasheet PDF文件第6页浏览型号54AC16373WD的Datasheet PDF文件第7页 
54AC16373, 74AC16373  
16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCAS121B – MARCH 1990 – REVISED APRIL 1996  
54AC16373 . . . WD PACKAGE  
74AC16373 . . . DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
3-State True Outputs  
Full Parallel Access for Loading  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1LE  
1D1  
1D2  
GND  
1D3  
1D4  
Flow-Through Architecture Optimizes  
PCB Layout  
2
3
4
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
5
6
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
7
V
V
CC  
CC  
8
1Q5  
1Q6  
GND  
1Q7  
1Q8  
2Q1  
2Q2  
GND  
2Q3  
2Q4  
1D5  
1D6  
GND  
1D7  
1D8  
2D1  
2D2  
GND  
2D3  
2D4  
500-mA Typical Latch-Up Immunity at  
125°C  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Packages Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Packages Using 25-mil Center-to-Center  
Pin Spacings  
description  
V
V
CC  
CC  
2Q5  
2Q6  
GND  
2Q7  
2Q8  
2OE  
2D5  
2D6  
GND  
2D7  
2D8  
2LE  
The ’AC16373 are 16-bit transparent D-type  
latches with 3-state outputs designed specifically  
for driving highly capacitive or relatively  
low-impedance loads. They are particularly  
suitable for implementing buffer registers, I/O  
ports, bidirectional bus drivers, and working  
registers. The device can be used as two 8-bit  
latches or one 16-bit latch. When the latch-enable  
(LE) input is high, the Q outputs follow the data (D)  
inputs. When LE is taken low, the Q outputs are  
latched at the levels set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus  
lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old  
data can be retained or new data can be entered while the outputs are in the high-impedance state.  
The 74AC16373 is packaged in TI’s shrink small-outline package (DL), which provides twice the I/O pin count  
and functionality of standard small-outline packages in the same printed-circuit-board area.  
The 54AC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
74AC16373 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

下载PDF

与54AC16373WD相关器件

型号 品牌 描述 获取价格 数据表
54AC16374 TI 6-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
54AC16374 STMICROELECTRONICS 抗辐照16位D型3态触发器

获取价格
54AC16374_08 TI 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
54AC16374WD TI 6-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
54AC163D NSC Synchronous Presettable Binary Counter

获取价格
54AC163DM FAIRCHILD Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS

获取价格

与54AC16373WD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证