54AC11112, 74AC11112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCAS073A – JUNE 1989 – REVISED APRIL 1993
54AC11112 . . . J PACKAGE
74AC11112 . . . D OR N PACKAGE
(TOP VIEW)
• Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin V
and GND Configuration
Minimizes High-Speed Switching Noise
CC
1PRE
1Q
1Q
GND
2Q
2Q
2PRE
2J
1J
1K
1CLK
1CLR
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
• EPIC (Enhanced-Performance Implanted
CMOS) 1-µm Process
• 500-mA Typical Latch-Up Immunity
at 125°C
V
CC
2CLR
2CLK
2K
• ESD Protection Exceeds 2000 V,
MIL STD-883C Method 3015
• Package Options Include Plastic Small-
Outline Packages, Ceramic Chip Carriers,
and Standard Plastic and Ceramic
300-mil DIPs
54AC11112 . . . FK PACKAGE
(TOP VIEW)
description
These devices contain two independent J-K
negative-edge-triggered flip-flops. A low level at
the preset (PRE) or clear (CLR) inputs sets or
resets the outputs regardless of the levels of the
other inputs. When preset and clear are inactive
(high), dataattheJandKinputsmeetingthesetup
time requirements are transferred to the outputs
on the negative-going edge of the clock pulse.
Clocktriggeringoccursatavoltagelevelandisnot
directly related to the fall time of the clock pulse.
Following the hold time interval, data at the J and
K inputs may be changed without affecting the
levels at the outputs. These versatile flip-flops can
perform as toggle flip-flops by tying J and K high.
3
2
1
20 19
18
2CLK
17 2K
1K
1J
4
5
6
7
8
16
15
14
NC
NC
2J
1PRE
1Q
2PRE
9 10 11 12 13
NC – No internal connection
The 54AC11112 is characterized for operation over the full military temperature range of –55°C to 125°C. The
74AC11112 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUTS
PRE
L
CLK
X
J
X
X
X
L
K
X
X
X
L
Q
H
L
Q
L
CLR
H
H
L
X
H
L
L
X
H
H
H
H
↓
Q
Q
O
O
H
H
↓
H
L
L
H
L
H
H
↓
H
H
X
L
H
H
H
↓
H
X
Toggle
H
H
H
Q
Q
O
O
†
This configuration is nonstable; that is, it will not persist
when either PRE or CLR returns to its inactive (high) level.
EPIC is a trademark of Texas Instruments Incorporated.
Copyright 1993, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
2–1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265