5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> 1M7805-15DLG4
1M7805-15DLG4 PDF预览

1M7805-15DLG4

更新时间： 2024-01-21 21:52:28
品牌 Logo 应用领域
德州仪器 - TI 存储内存集成电路光电二极管先进先出芯片时钟
页数 文件大小 规格书
14页 195K
描述
256 】 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

阅读下载

获取价格

1M7805-15DLG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：GREEN, PLASTIC, SSOP-56针数：56
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.32.00.71风险等级：5.84
Is Samacsys：N最长访问时间：12 ns
最大时钟频率 (fCLK)：67 MHzJESD-30 代码：R-PDSO-G56
JESD-609代码：e4长度：18.415 mm
内存密度：4608 bit内存集成电路类型：BI-DIRECTIONAL FIFO
内存宽度：18湿度敏感等级：1
功能数量：1端子数量：56
字数：256 words字数代码：256
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：256X18
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP56,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
并行/串行：PARALLEL峰值回流温度（摄氏度）：260
电源：5 V认证状态：Not Qualified
座面最大高度：2.79 mm子类别：FIFOs
最大压摆率：0.0004 mA最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mmBase Number Matches：1

1M7805-15DLG4 数据手册

 浏览型号1M7805-15DLG4的Datasheet PDF文件第2页浏览型号1M7805-15DLG4的Datasheet PDF文件第3页浏览型号1M7805-15DLG4的Datasheet PDF文件第4页浏览型号1M7805-15DLG4的Datasheet PDF文件第5页浏览型号1M7805-15DLG4的Datasheet PDF文件第6页浏览型号1M7805-15DLG4的Datasheet PDF文件第7页 
SN74ACT7805  
256 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY  
SCAS201B – MARCH 1991 – REVISED APRIL 1998  
DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
Free-Running Read and Write Clocks Can  
Be Asynchronous or Coincident  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
RESET  
D17  
D16  
D15  
D14  
D13  
D12  
D11  
OE1  
Q17  
Q16  
Q15  
GND  
Q14  
2
Read and Write Operations Synchronized  
to Independent System Clocks  
3
4
Input-Ready Flag Synchronized to Write  
Clock  
5
6
7
V
Output-Ready Flag Synchronized to Read  
Clock  
CC  
8
Q13  
Q12  
Q11  
Q10  
Q9  
GND  
Q8  
Q7  
9
D10  
256 Words by 18 Bits  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
V
CC  
D9  
Low-Power Advanced CMOS Technology  
Half-Full Flag and Programmable  
Almost-Full/Almost-Empty Flag  
D8  
GND  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
Bidirectional Configuration and Width  
Expansion Without Additional Logic  
Q6  
Q5  
Fast Access Times of 12 ns With a 50-pF  
Load and All Data Outputs Switching  
Simultaneously  
V
CC  
Q4  
Q3  
Q2  
GND  
Q1  
Data Rates up to 67 MHz  
Pin-to-Pin Compatible With SN74ACT7803  
and SN74ACT7813  
D0  
HF  
Packaged in Shrink Small-Outline 300-mil  
Package Using 25-mil Center-to-Center  
Spacing  
PEN  
AF/AE  
WRTCLK  
WRTEN2  
WRTEN1  
IR  
Q0  
RDCLK  
RDEN  
OE2  
OR  
description  
TheSN74ACT7805isa256-word×18-bitclocked  
FIFO suited for buffering asynchronous data  
paths up to 67-MHz clock rates and 12-ns access  
times. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed  
and GND pins, along with Texas Instruments patented output edge control (OEC ) circuit, dampen  
V
CC  
simultaneous switching noise.  
The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident.  
Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2is low, and IR is high.  
Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and OR is high.  
The first word written to memory is clocked through to the output buffer, regardless of the RDEN, OE1, and OE2  
levels. The OR flag indicates that valid data is present on the output buffer.  
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four  
WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes  
the input-ready (IR), output-ready (OR), and half-full (HF) flags low and the almost-full/almost-empty (AF/AE)  
flag high. The FIFO must be reset upon power up.  
The SN74ACT7805 is characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus and OEC are trademarks of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

下载PDF

与1M7805-15DLG4相关器件

型号 品牌 描述 获取价格 数据表
1M7806-40DLG4 TI 256 】 18 STROBED FIRST-IN, FIRST-OUT MEMORY

获取价格
1M7807-15PAGG4 TI 2KX9 OTHER FIFO, 12ns, PQFP64, GREEN, PLASTIC, TQFP-64

获取价格
1M7813-25DLRG4 TI 64 x18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

获取价格
1M7814-40DLG4 TI 64 x 18 STROBED FIRST-IN, FIRST-OUT MEMORY

获取价格
1M7881-20PNG4 TI 1KX18 OTHER FIFO, 13ns, PQFP80, GREEN, PLASTIC, LQFP-80

获取价格
1M803 ANAREN Micro Xinger 3dB Hybrid Coupler

获取价格

与1M7805-15DLG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证