TFP101

更新时间： 2024-02-27 12:59:28

品牌	Logo	应用领域
德州仪器 - TI		接收机
页数	文件大小	规格书
18页	330K
描述
T1 PANELBUS DIGITAL RECEIVER

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TFP101 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	HTFQFP, QFP100,.63SQ,20	针数：	100
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.79	Is Samacsys：	N
商用集成电路类型：	CONSUMER CIRCUIT	JESD-30 代码：	S-PQFP-G100
JESD-609代码：	e4	长度：	14 mm
湿度敏感等级：	3	功能数量：	1
端子数量：	100	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	HTFQFP	封装等效代码：	QFP100,.63SQ,20
封装形状：	SQUARE	封装形式：	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	260	电源：	3.3 V
认证状态：	Not Qualified	座面最大高度：	1.2 mm
子类别：	Other Consumer ICs	最大压摆率：	350 mA
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：	GULL WING	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	14 mm	Base Number Matches：	1

TFP101 数据手册

ꢀ ꢁꢂ ꢃ ꢄ ꢃ ꢅ ꢀꢁ ꢂꢃ ꢄꢃ ꢆ

ꢈꢇ ꢉꢇ ꢀꢆꢊ ꢋꢌ ꢍꢌ ꢇ ꢎꢌ ꢋ

ꢀ

ꢇ PanelBus

SLDS119C - MARCH 2000 − REVISED OCTOBER 2003

Supports XGA Resolution

(Output Pixel Rates Up to 86 MHz)

Reduced Power Consumption − 1.8 V Core

Operation With 3.3 V I/Os and Supplies

Digital Visual Interface (DVI) Specification

Reduced Ground Bounce Using Time

Staggered Pixel Outputs

Compliant

True-Color, 24 Bit/Pixel, 16.7M Colors at 1

or 2-Pixels Per Clock

Lowest Noise and Best Power Dissipation

Using TI PowerPAD Packaging

Advanced Technology Using TI 0.18-µm

EPIC-5 CMOS Process

Laser Trimmed Internal Termination

Resistors for Optimum Fixed Impedance

Matching

TFP101A Incorporates HSYNC Jitter

Skew Tolerant Up to One Pixel Clock Cycle

4x Over-Sampling

Immunity

description

The Texas Instruments TFP101 and TFP101A are TI PanelBus flat panel display products, part of a

comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors

and digital projectors, the TFP101/101A finds applications in any design requiring high-speed digital interface.

The TFP101/101A supports display resolutions up to XGA in 24-bit true color pixel format. The TFP101/101A

offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option

for time staggered pixel outputs for reduced ground bounce.

PowerPAD advanced packaging technology results in best of class power dissipation, footprint, and ultra-low

ground inductance.

The TFP101/101A combines PanelBus circuit innovation with TI’s advanced 0.18-µm EPIC-5 CMOS

process technology, along with TI PowerPAD package technology to achieve a reliable, low-powered, low

noise, high-speed digital interface solution.

AVAILABLE OPTIONS

PACKAGED DEVICE

100-TQFP

(PZP)

TFP101PZP

0°C to 70°C

TFP101APZP

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1. The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for

high-speed digital connection to digital displays The TFP101 and TFP101A are compliant to the DVI Specification Rev. 1.0.

2. The TFP101/101A has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V

supplies.

3. The TFP101A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on

the transmitted HSYNC signal.

PanelBus, PowerPAD and EPIC-5 are trademarks of Texas Instruments.

I C is a licensed bus protocol from Phillips Semiconductor, Inc.

ꢂ

ꢋ

ꢏ

ꢡ

ꢈ

ꢜ

ꢐ

ꢍ

ꢚ

ꢀ

ꢛ

ꢇ

ꢕ

ꢏ

ꢓ

ꢑ

ꢔ

ꢈ

ꢆ

ꢀ

ꢆ

ꢒ

ꢓ

ꢝ

ꢔ

ꢕ

ꢛ

ꢖ

ꢗ

ꢘ

ꢙ

ꢒ

ꢕ

ꢓ

ꢒ

ꢚ

ꢞ

ꢛ

ꢜ

ꢖ

ꢝ

ꢓ

ꢙ

ꢘ

ꢗ

ꢚ

ꢕ

ꢔ

ꢞ

ꢀꢝ

ꢜ

ꢟ

ꢚ

ꢠ

ꢒ

ꢛ

ꢘ

ꢚ

ꢙ

ꢒ

ꢙ

ꢕ

ꢖ

ꢓ

ꢜ

ꢡ

ꢘ

ꢓ

ꢙ

ꢝ

ꢚ

ꢢ

ꢖ

ꢕ

ꢛ

ꢙ

ꢕ

ꢖ

ꢗ

ꢙ

ꢕ

ꢚ

ꢞ

ꢒ

ꢔ

ꢒ

ꢛ

ꢝ

ꢖ

ꢙ

ꢣ

ꢙ

ꢝ

ꢖ

ꢕ

ꢔ

ꢤ

ꢘ

ꢇ

ꢓ

ꢗ

ꢝ

ꢚ

ꢙ

ꢘ

ꢓ

ꢡ

ꢘ

ꢖ

ꢡ

ꢥ

ꢘ

ꢙ ꢝ ꢚ ꢙꢒ ꢓꢧ ꢕꢔ ꢘ ꢠꢠ ꢞꢘ ꢖ ꢘ ꢗ ꢝ ꢙ ꢝ ꢖ ꢚ ꢢ

ꢖ

ꢘ

ꢓ

ꢙ

ꢦ

ꢢ

ꢂ

ꢖ

ꢕ

ꢡ

ꢜ

ꢛ

ꢙ

ꢒ

ꢕ

ꢓ

ꢞ

ꢖ

ꢕ

ꢛ

ꢝ

ꢚ

ꢒ

ꢓ

ꢧ

ꢡ

ꢕ

ꢝ

ꢚ

ꢓ

ꢕ

ꢙ

ꢓ

ꢝ

ꢛ

ꢝ

ꢚ

ꢘ

ꢖ

ꢒ

ꢠ

ꢦ

ꢒ

ꢓ

ꢛ

ꢠ

ꢜ

ꢡ

ꢝ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...18

中文翻译

下载PDF

与TFP101相关器件

型号	品牌	获取价格	描述	数据表
TFP101_14	TI	获取价格	Supports XGA Resolution (Output Pixel Rates Up to 86 MHz)
TFP101A	TI	获取价格	T1 PANELBUS DIGITAL RECEIVER
TFP101APZP	TI	获取价格	T1 PANELBUS DIGITAL RECEIVER
TFP101APZPG4	TI	获取价格	PanelBus DVI Receiver 86MHz, HSYNC fix 100-HTQFP 0 to 70
TFP101PZP	TI	获取价格	T1 PANELBUS DIGITAL RECEIVER
TFP10N60	TAK_CHEONG	获取价格	N-Channel Power MOSFET 10A, 600V, 0.75Ω
TFP201	TI	获取价格	TI PANEL BUS DIGITAL RECEIVER
TFP201ACPZP	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, POWER, THE
TFP201APZP	TI	获取价格	TI PANEL BUS DIGITAL RECEIVER
TFP201PZP	TI	获取价格	TI PANEL BUS DIGITAL RECEIVER

与TFP101相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

5
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

13

产品中心

服务支持

精选活动

关于我们

帮助中心

TFP101

TFP101 技术参数

TFP101 数据手册

与TFP101相关器件

与TFP101相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TFP101

TFP101 技术参数

TFP101 数据手册

与TFP101相关器件

与TFP101相关文章

您还可以找

您在本页遇到什么问题？