5秒后页面跳转
78Q2120R-G PDF预览

78Q2120R-G

更新时间: 2024-01-06 10:09:44
品牌 Logo 应用领域
东电化 - TDK 局域网(LAN)标准
页数 文件大小 规格书
34页 243K
描述
Ethernet Transceiver, BICMOS, PQFP64, TQFP-64

78Q2120R-G 技术参数

生命周期:Active零件包装代码:QFP
包装说明:LFQFP,针数:64
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.74JESD-30 代码:S-PQFP-G64
长度:10 mm功能数量:1
端子数量:64封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH认证状态:Not Qualified
座面最大高度:1.6 mm标称供电电压:3.3 V
表面贴装:YES技术:BICMOS
电信集成电路类型:ETHERNET TRANSCEIVER端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:10 mmBase Number Matches:1

78Q2120R-G 数据手册

 浏览型号78Q2120R-G的Datasheet PDF文件第2页浏览型号78Q2120R-G的Datasheet PDF文件第3页浏览型号78Q2120R-G的Datasheet PDF文件第4页浏览型号78Q2120R-G的Datasheet PDF文件第5页浏览型号78Q2120R-G的Datasheet PDF文件第6页浏览型号78Q2120R-G的Datasheet PDF文件第7页 
78Q2120C  
10/100BASE-TX  
Transceiver  
DATA SHEET  
JULY 2005  
DESCRIPTION  
FEATURES  
The 78Q2120C is a 10BASE-T/100BASE-TX Fast  
Ethernet transceiver. It includes integrated MII,  
ENDECs, scrambler/descrambler, dual-speed clock  
recovery, and full-featured auto-negotiation function.  
The transmitter includes an on-chip pulse-shaper and  
a low-power line driver. The receiver has an adaptive  
equalizer and a baseline restoration circuit required  
for accurate clock and data recovery. The transceiver  
interfaces to Category-5 unshielded twisted pair (Cat-  
5 UTP) cabling for 100BASE-TX/10BASE-T and  
Category-3 unshielded twisted pair for 10BASE-T.  
Connection to the line media is via 1:1 isolation  
transformers. No external filter is required. Interface  
to the MAC is accomplished through an IEEE-802.3  
compliant Media Independent Interface (MII). The  
product is fabricated in an advanced CMOS process  
for high performance and low power operation.  
10BASE-T/100BASE-TX IEEE-802.3 compliant  
TX and RX functions requiring a dual 1:1  
isolation transformer interface to the line  
Integrated MII, 10BASE-T/100BASE-TX ENDEC,  
100BASE-TX scrambler/descrambler, and full-  
featured auto-negotiation function  
Full duplex operation capable  
PCS Bypass supports 5-bit symbol interface  
Register-programmable transmit amplitude  
Dual speed digital clock recovery  
Automatic polarity correction during auto-  
negotiation and 10BASE-T signal reception  
Power-saving and power-down modes  
including transmitter disable  
LED indicators: LINK, TX, RX, COL, 100, 10,  
FDX  
User programmable Interrupt pin  
64-Pin TQFP (JEDEC LQFP) package  
Single 3.3 V ± 0.3V Supply  
BLOCK DIAGRAM  
4B/5B Encoder,  
Scrambler,  
Parallel/Serial  
Pulse Shaper  
and Filter  
100M  
10M  
NRZ/NRZI  
MLT3 Encoder  
TXOP/N  
RXIP/N  
RX_CLK  
TX_CLK  
RXD[3:0]  
TX CLK GEN  
MII  
Registers  
&
Interface  
Logic  
MDI  
Parallel/Serial,  
ManchesterEncoder
Auto  
Negotiation  
TXD[3:0]  
Carrier Sense,  
Collision Detect  
Manchester Decoder,  
Parallel/Serial  
10M  
Adaptive EQ,  
Baseline Wander Correct,  
MLT3Decode,NRZI/NRZ
100M  
CLK  
Recovery  
Serial/Parallel  
Descrambler,  
5B/4B Decoder  
Clock Reference  
LEDs  
PS  
LEDL  
LEDBTX  
LEDTX LEDCOL  
LEDRX  
VCC GND  
CKIN 25MHz  
LEDBT  
LEDFX  
Page: 1 of 34  
©
2005 Teridian Semiconductor Corporation  
Rev 1.2  

与78Q2120R-G相关器件

型号 品牌 描述 获取价格 数据表
78Q2123 TERIDIAN 10/100BASE-TX Transceiver

获取价格

78Q2123/F TERIDIAN 10/100BASE-TX Transceiver

获取价格

78Q2123/F1 MAXIM Ethernet Transceiver, 5 X 5 MM, LEAD FREE, QFN-32

获取价格

78Q2123CGV/F TERIDIAN 10/100BASE-TX Transceiver

获取价格

78Q2123CGVR/F TERIDIAN 10/100BASE-TX Transceiver

获取价格

78Q2123R/F TERIDIAN 10/100BASE-TX Transceiver

获取价格