5秒后页面跳转
TC74HC166AP_07 PDF预览

TC74HC166AP_07

更新时间: 2024-11-06 05:04:11
品牌 Logo 应用领域
东芝 - TOSHIBA 移位寄存器
页数 文件大小 规格书
11页 504K
描述
8-Bit Shift Register (P-IN, S-OUT)

TC74HC166AP_07 数据手册

 浏览型号TC74HC166AP_07的Datasheet PDF文件第2页浏览型号TC74HC166AP_07的Datasheet PDF文件第3页浏览型号TC74HC166AP_07的Datasheet PDF文件第4页浏览型号TC74HC166AP_07的Datasheet PDF文件第5页浏览型号TC74HC166AP_07的Datasheet PDF文件第6页浏览型号TC74HC166AP_07的Datasheet PDF文件第7页 
TC74HC166AP/AF/AFN  
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic  
TC74HC166AP,TC74HC166AF,TC74HC166AFN  
8-Bit Shift Register (P-IN, S-OUT)  
Note: xxxFN (JEDEC SOP) is not available in  
Japan.  
The TC74HC166A is a high speed CMOS 8-BIT  
PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER  
fabricated with silicon gate C2MOS technology.  
TC74HC166AP  
It achieves the high speed operation similar to equivalent  
LSTTL while maintaining the CMOS low power dissipation.  
It consists of parallel-in or serial-in, serial-out 8-bit shift  
register with a gated clock input and an overriding clear input.  
The parallel-in or serial-in modes are controlled by the  
SHIFT/ LOAD input. When the SHIFT/ LOAD input is held  
high, the serial data input is enabled and the eight flip-flops  
perform serial shifting on each clock pulse. When held low, the  
parallel data inputs are enabled and synchronous loading occurs  
TC74HC166AF  
on the next clock pulse. Clocking is accomplished on the  
low-to-high transition of the clock pulse. The CK-INH input  
should be shifted high only while the CK input is held high. A  
direct clear input overrides all other inputs, includng the clock,  
and sets all the flip-flops to zero. Functional details are shown in  
the truth table and the timing charts.  
All inputs are equipped with protection circuits against static  
discharge or transient excess voltage.  
TC74HC166AFN  
Features  
High speed: f  
= 57 MHz (typ.) at V  
= 5 V  
max  
CC  
Low power dissipation: I  
= 4 μA (max) at Ta = 25°C  
CC  
High noise immunity: V  
= V  
= 28% V  
(min)  
NIH  
NIL  
CC  
Output drive immunity: 10 LSTTL loads  
Symmetrical output impedance: |I | = I  
= 4 mA (min)  
OL  
OH  
Balanced propagation delays: t  
t
pHL  
pLH  
Weight  
Wide operating voltage range: V  
(opr) = 2 to 6 V  
CC  
DIP16-P-300-2.54A  
SOP16-P-300-1.27A  
SOL16-P-150-1.27  
: 1.00 g (typ.)  
: 0.18 g (typ.)  
: 0.13 g (typ.)  
Pin and function compatible with 74LS166  
Pin Assignment  
1
2007-10-01  

与TC74HC166AP_07相关器件

型号 品牌 获取价格 描述 数据表
TC74HC173AF TOSHIBA

获取价格

CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
TC74HC173AF(EL) TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF(F) TOSHIBA

获取价格

TC74HC173AF(F)
TC74HC173AF(TP1) TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF(TP2) TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF-EL TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF-TP1 TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF-TP1EL TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF-TP2 TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA
TC74HC173AF-TP2EL TOSHIBA

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 0.300 INCH, PLA