T83C5101ZZZ-ICFCL

更新时间： 2025-07-09 13:14:23

品牌	Logo	应用领域
TEMIC		微控制器
页数	文件大小	规格书
52页	244K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

T83C5101ZZZ-ICFCL 数据手册

浏览型号T83C5101ZZZ-ICFCL的Datasheet PDF文件第2页

浏览型号T83C5101ZZZ-ICFCL的Datasheet PDF文件第3页

浏览型号T83C5101ZZZ-ICFCL的Datasheet PDF文件第4页

浏览型号T83C5101ZZZ-ICFCL的Datasheet PDF文件第5页

浏览型号T83C5101ZZZ-ICFCL的Datasheet PDF文件第6页

浏览型号T83C5101ZZZ-ICFCL的Datasheet PDF文件第7页

T87C5101

T83C5101/02

8-bit Low pin count Microcontrollers, 0-66 MHz

1. Description

TEMIC T8xC5101/02 family is a high performance In addition, the T8xC5101/02 family has an XRAM of

CMOS ROM, OTP, EPROM derivative of the 80C51 256 bytes, the X2 feature, a more versatile serial channel

CMOS single chip 8-bit microcontroller.

that facilitates multiprocessor communication (EUART),

a dual data pointer and an improved timer 2.

The T8xC5101/02 family is a low pin count device

where only Port 1, port 3 and 2/6 bits of a new port 4 The fully static design of the T8xC5101/02 family allows

are outputted. This prevents to do any external access, to reduce system power consumption by bringing the

like external program memory access (fetch, MOVC) or clock frequency down to any value, even DC, without

external data memory (MOVX)

loss of data.

The T8xC5101/02 family retains all features of the The T8xC5101/02 family has 2 software-selectable

modes of reduced activity for further reduction in power

consumption. In the idle mode the CPU is frozen while

the timers, the serial port and the interrupt system are still

operating. In the power-down mode the RAM is saved

and all other functions are inoperative.

TEMIC 80C51 with extended capacity 8Kb ROM (5102),

16Kb ROM (5101) / 16Kb EPROM/OTP (5101) , 256

bytes of internal RAM, a 6-source, 4-level interrupt

system, an on-chip oscillator and three timer/counters.

2. Features

● 80C51 code Compatible

66MHz with a 33MHz crystal in X2 mode

•

8051 instruction compatible

● Dual Data Pointer

16 I/O + 2 Outputs in 24 pin packages

16 I/O + 6 Outputs in 28 pin packages

● On-chip eXpanded RAM (XRAM) (256 bytes)

● Programmable Clock Out and Up/Down Timer/

Counter 2

•

Three 16-bit timer/counters

256 bytes scratchpad RAM

● Asynchronous port reset

● Interrupt Structure with

● Program Memory

•

6 Interrupt sources,

•

8Kb ROM T83C5102

4 level priority interrupt system

16Kb ROM T83C5101

● Full duplex Enhanced UART

16Kb EPROM/OTP T87C5101

•

Framing error detection

● High-Speed Architecture

Automatic address recognition

•

40 MHz from 2.7 to 5.5V, commercial or

industrial temperature range :

● Low EMI (no ALE)

● Power Control modes

40 MHz with a 40 MHz crystal in std mode

40 MHz with a 20 MHz crystal in X2 mode

•

Idle mode

•

66 MHz from 4.5 to 5.5V, commercial

temperature range

Power-down mode

● Packages: SO24, DIL24, TSSOP24*, SO28*

* check for availability

40MHz with a 40 MHz crystal in std mode

Rev. E - 29 February 2000

12 3 4 5 6 7...52

中文翻译

下载PDF

与T83C5101ZZZ-ICFCL相关器件

型号	品牌	获取价格	描述	数据表
T83C5101ZZZ-ICFCV	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO24, SO-24
T83C5101ZZZ-ICUCL	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO24, SO-24
T83C5101ZZZ-ICUCV	TEMIC	获取价格	暂无描述
T83C5101ZZZ-ICUIL	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO24, SO-24
T83C5101ZZZ-TDRCL	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO24, SO-24
T83C5101ZZZ-TDRCL	ATMEL	获取价格	暂无描述
T83C5101ZZZ-TDSCL	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO24, SO-24
T83C5101ZZZ-TDSIL	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO24, SO-24
T83C5101ZZZ-TIRCL	TEMIC	获取价格	暂无描述
T83C5101ZZZ-TIRCV	TEMIC	获取价格	Microcontroller, 8-Bit, MROM, 40MHz, CMOS, PDSO28, SO-28

产品中心

服务支持

精选活动

关于我们

帮助中心

T83C5101ZZZ-ICFCL

T83C5101ZZZ-ICFCL 数据手册

与T83C5101ZZZ-ICFCL相关器件

与T83C5101ZZZ-ICFCL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

T83C5101ZZZ-ICFCL

T83C5101ZZZ-ICFCL 数据手册

与T83C5101ZZZ-ICFCL相关器件

与T83C5101ZZZ-ICFCL相关文章

您还可以找

您在本页遇到什么问题？