Datasheet > SYN100E137JCTR

SYN100E137JCTR

更新时间： 2024-09-23 19:47:43

品牌	Logo	应用领域
美国微芯 - MICROCHIP		逻辑集成电路触发器
页数	文件大小	规格书
5页	64K
描述
100E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28, PLASTIC, LCC-28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SYN100E137JCTR 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Transferred	零件包装代码：	QLCC
包装说明：	QCCJ,	针数：	28
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.35	计数方向：	UP
系列：	100E	JESD-30 代码：	S-PQCC-J28
JESD-609代码：	e0	长度：	11.48 mm
负载/预设输入：	YES	逻辑集成电路类型：	BINARY COUNTER
工作模式：	ASYNCHRONOUS	位数：	8
功能数量：	1	端子数量：	28
最高工作温度：	85 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
峰值回流温度（摄氏度）：	240	传播延迟（tpd）：	4.8 ns
认证状态：	Not Qualified	座面最大高度：	4.57 mm
表面贴装：	YES	技术：	ECL
温度等级：	OTHER	端子面层：	TIN LEAD
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
触发器类型：	POSITIVE EDGE	宽度：	11.48 mm
最小 fmax：	1800 MHz	Base Number Matches：	1

SYN100E137JCTR 数据手册

SY10E137

Micrel, Inc.

SY100E137

8-BIT RIPPLE

COUNTER

SY10E137

SY100E137

FEATURES

DESCRIPTION

■ 1.8GHz min. count frequency

The SY10/100E137 are very high speed binary ripple

counters. The two least significant bits were designed

with very fast edge rates, while the more significant bits

maintain standard ECLinPS output edge rates. This allows

the counters to operate at very high frequencies, while

maintaining a moderate power dissipation level.

■ Extended 100E VEE range of –4.2V to –5.5V

■ Synchronous and asynchronous enable pins

■ Differential clock input and data output pins

■ VBB output for single-ended use

The devices are ideally suited for multiple frequency

clock generation, as well as for counters in high-

performance ATE time measurement boards.

■ Asynchronous Master Reset

■ Internal 75KΩ input pull-down resistors

■ Available in 28-pin PLCC packge

Both asynchronous and synchronous enables are

available to maximize the device's flexibility for various

applications. The asynchronous enable input, A_Start,

when asserted, enables the counter while overriding any

synchronous enable signals. The E137 features XOR'ed

enable inputs, EN1 and EN2, which are synchronous to

the CLK input. When only one synchronous enable is

asserted, the counter becomes disabled on the next CLK

transition. All outputs remain in the previous state poised

for the other synchronous enable or A_Start to be

asserted in order to re-enable the counter. Asserting

both synchronous enables causes the counter to become

enabled on the next transition of the CLK. EN1 (or EN2)

and CLK edges are coincident. Sufficient delay has been

inserted in the CLK path (to compensate for the XOR

gate delay and the internal D-flip-flop set-up time) to

ensure that the synchronous enable signal is clocked

correctly; hence, the counter is disabled.

PIN NAMES

CLK, CLK

Q0–Q7, Q0–Q7

A_Start

EN1, EN2

Function

Differential Clock Inputs

Differential Q Outputs

Asynchronous Enable Input

Synchronous Enable Inputs

Asynchronous Master Reset

Switching Reference Output

VCC to Output

VBB

VCCO

The E137 can also be driven single-endedly utilizing

the VBB output supply as the voltage reference for the

CLK input signal. If a single-ended signal is to be used,

the VBB pin should be connected to the CLK input and

bypassed to ground via a 0.01µF capacitor. VBB can

only source/sink 0.5mA; therefore, it should be used as

a switching reference for the E137 only.

All input pins left open will be pulled LOW via an input

pull-down resistor. Therefore, do not leave the differential

CLK inputs open. Doing so causes the current source

transistor of the input clock gate to become saturated,

thus upsetting the internal bias regulators and

jeopardizing the stability of the device.

The asynchronous Master Reset resets the counter to

an all zero state upon assertion.

Rev.: E

Amendment:/0

M9999-032006

hbwhelp@micrel.com or (408) 955-1690

Issue Date: March 2006

12 3 4 5

中文翻译

下载PDF

与SYN100E137JCTR相关器件

型号	品牌	获取价格	描述	数据表
SYN100E137JC-TR	MICROCHIP	获取价格	100E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
SYN100E137JZ	MICROCHIP	获取价格	100E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
SYN10E137JC	MICROCHIP	获取价格	10E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
SYN10E137JCTR	MICROCHIP	获取价格	10E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28, PLASTIC, LCC-28
SYN10E137JC-TR	MICROCHIP	获取价格	10E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
SYN10E137JZ	MICROCHIP	获取价格	10E SERIES, ASYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
SYN160	ETC	获取价格	TIMER 24HR
SYN400R	ETC	获取价格	JMRTH
SYN480R	ETC	获取价格	Automotive Remote Keyless Entry (RKE)
SYN480R-FS12	ETC	获取价格	Automotive Remote Keyless Entry (RKE)

与SYN100E137JCTR相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

4
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

6
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

79
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

69

产品中心

服务支持

精选活动

关于我们

帮助中心

SYN100E137JCTR

SYN100E137JCTR 技术参数

SYN100E137JCTR 数据手册

与SYN100E137JCTR相关器件

与SYN100E137JCTR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SYN100E137JCTR

SYN100E137JCTR 技术参数

SYN100E137JCTR 数据手册

与SYN100E137JCTR相关器件

与SYN100E137JCTR相关文章

您还可以找

您在本页遇到什么问题？