125MHz TRIGGER
PROGRAMMABLETIMING
EDGE VERNIER
SY604
FINAL
DESCRIPTION
FEATURES
■ True 125MHz retrigger rate
Micrel-Synergy'sSY604isanECL-compatibletimingvernier
(delay generator) whose time delay is programmed via an 8-
bit code which is loaded concurrently with the circuit trigger.
The SY604 is fabricated in Micrel-Synergy's proprietary
ASSET™ bipolar process.
This device can be retriggered at speeds up to 125MHz,
with a delay span as short as 4ns. At minimum span, the
resolution is 4ns/255 = 15.7ps per step. The delay span is
externally adjustable up to 40ns. The SY604 employs
differential TRIGGER inputs, and produces a differential
OUTPUT pulse; all other control signals are single-ended
ECL. Edge delay is specified by an 8-bit input which is loaded
into the device with the TRIGGER. The output pulse width will
typically be 3.5ns.
■ Pin-compatible with Bt604
■ 15ps delay resolution
■ Less than ± 1 LSB timing accuracy
■ Differential TRIGGER inputs
■ Delay spans from 4 to 40ns
■ Compatible with 10KH ECL logic
■ Lower power dissipation 350mW typical
■ Available in 28-pin plastic (PLCC) or metal (MLCC)
J-lead package
TheSY604iscommonlyusedinAutomaticTestEquipment
to provide precise timing edge placement; it is also found in
many instrumentation and communications applications.
Micrel-Synergy's circuit design techniques coupled with
ASSET™technologyresultinnotonlyultra-fastperformance,
but allow device operation at lower power dissipation than
competing technologies. Outstanding reliability is achieved in
volume production.
BLOCK DIAGRAM
8
8
I/V
D0 - D7
DAC
LATCH
PIN CONFIGURATION
+
–
PULSE
GEN
OUT
V
BB
LINEAR
D
RAMP
CE
GENERATOR
0 = STOP
1 = RUN
FF
R
25 24 23 22 21 20 19
D0
D1
D2
D3
D4
D5
D6
26
27
28
1
18
17
16
15
14
13
12
NC
TRIG
COMP
2
1
CE
TOP VIEW
PLCC
J28-1
COMP
2
NC
VBB
3
4
IEXT
IEXT
5
6
8
10 11
7
9
Rev.: E
Amendment: /0
Issue Date: May, 1998
1