5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SY10EL16VFZITR
SY10EL16VFZITR PDF预览

SY10EL16VFZITR

更新时间： 2024-11-29 08:56:51
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
9页 144K
描述
ENHANCED DIFFERENTIAL RECEIVER

阅读下载

中文翻译

获取价格

SY10EL16VFZITR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：SOIC包装说明：0.150 INCH, SOIC-8
针数：8Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.38差分输出：NO
输入特性：DIFFERENTIAL接口集成电路类型：LINE RECEIVER
接口标准：GENERAL PURPOSEJESD-30 代码：R-PDSO-G8
JESD-609代码：e0长度：4.93 mm
湿度敏感等级：1标称负供电电压：-3.3 V
功能数量：1端子数量：8
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP8,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：240
电源：-3.0/-5.5 V认证状态：Not Qualified
最大接收延迟：0.65 ns接收器位数：1
座面最大高度：1.73 mm子类别：Line Driver or Receivers
最大压摆率：40 mA表面贴装：YES
技术：ECL温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn85Pb15)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：30宽度：3.94 mm
Base Number Matches：1

SY10EL16VFZITR 数据手册

 浏览型号SY10EL16VFZITR的Datasheet PDF文件第2页浏览型号SY10EL16VFZITR的Datasheet PDF文件第3页浏览型号SY10EL16VFZITR的Datasheet PDF文件第4页浏览型号SY10EL16VFZITR的Datasheet PDF文件第5页浏览型号SY10EL16VFZITR的Datasheet PDF文件第6页浏览型号SY10EL16VFZITR的Datasheet PDF文件第7页 
ENHANCED  
DIFFERENTIAL  
RECEIVER  
SY10EL16VA-VF  
SY100EL16VA-VF  
FINAL  
FEATURES  
DESCRIPTION  
■ 3.3V and 5V power supply options  
■ 250ps propagation delay  
The SY10/100EL16VA-VF are differential receivers.  
The devices are equivalent to SY10/100EL16 or SY10/  
100EL16V with enhanced capabilities. The QHG, /QHG  
outputs have a DC gain several times larger than the DC  
gain of the Q output.  
The SY10/100EL16VA have an identical pinout to the  
SY10/100EL16 or SY10/100EL16V. It provides a VBB  
output for either single-ended application or as a DC  
bias for AC coupling to the device.  
■ Very high voltage gain vs. standard EL16 or EL16V  
■ Ideal for Pulse Amplifier and Limiting Amplifier  
applications  
■ Data synchronous Enable/Disable (/EN) on QHG and  
/QHG provides for complete glitchless gating of the  
outputs  
The SY10/100EL16VB are very similar to the SY10/  
100EL16VA. The /Q output is provided for feedback  
purposes.  
■ Ideal for gating timing signals  
■ Complete solution for high quality, high frequency  
crystal oscillator applications  
The SY10/100EL16VC provides an /EN input which is  
synchronized with the data input (D) signal in a way that  
providesglitchlessgatingoftheQHG and/QHG outputs. When  
the /EN signal is LOW, the input is passed to the outputs and  
the data output equals the data input. When the data input is  
HIGH and the /EN goes HIGH, it will force the QHG LOW and  
the /QHG HIGH on the next negative transition of the data  
input. If the data input is LOW when the /EN goes HIGH, the  
next data transition to a HIGH is ignored and QHG remains  
LOW and /QHG remains HIGH. The next positive transition of  
thedatainputisnotpassedontothedataoutputsunderthese  
conditions. The QHG and /QHG outputs remain in their dis-  
abled state as long as the /EN input is held HIGH. The /EN  
input has no influence on the /Q output and the data input is  
passed on (inverted) to this output whether /EN is HIGH or  
LOW. This configuration is ideal for crystal oscillator applica-  
tions, where the oscillator can be free running and gated on  
and off synchronously without adding extra counts to the  
output.  
■ Internal 75K Ohm input pull-down resistors  
■ Available in both 8 and 16-pin SOIC package; 8 and  
10-pin (3mm) MSOP and in DIE form  
PIN NAMES  
Pin  
D
Function  
Data Inputs  
Q
Data Outputs  
QHG  
VBB  
/EN  
Data Outputs w/High Gain  
Reference Voltage Output  
Enable Input  
The SY10/100EL16VD provides the flexibility of all the  
combinations in DIE form, in 16-pin 150mil SOIC package or  
in10-pinMSOPpackage. The16-pinSOICand10-pinMSOP  
packages are ideal for prototyping DIE applications.  
TheSY10/100EL16VEaresimilar totheSY10/100EL16VB  
where the Q, /Q output is made available differently. In this  
package option, VBB is no longer provided.  
TRUTH TABLE  
/EN  
0
QHG Output  
Data  
TheSY10/100EL16VFaresimilar totheSY10/100EL16VC,  
offering the D, /D inputs rather than the VBB output.  
1
Logic Low  
Rev.: M  
Amendment:/0  
Issue Date: February 2003  
1
1234567...9

中文翻译

下载PDF

与SY10EL16VFZITR相关器件

型号 品牌 获取价格 描述 数据表
SY10EL16VFZI-TR MICROCHIP

获取价格

 		IC RCVR DIFF 5V/3.3V 8-SOIC
SY10EL16VKC MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VKC MICROCHIP

获取价格

 		Line Receiver, 1 Func, 1 Rcvr, BIPolar, PDSO8, 3 X 3 MM, MSOP-8
SY10EL16VKCTR MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VKG MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VKGTR MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VKI MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VKITR MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VZC MICREL

获取价格

 		5V/3.3V DIFFERENTIAL RECEIVER
SY10EL16VZC MICROCHIP

获取价格

 		Line Receiver, 1 Func, 1 Rcvr, ECL, PDSO8

与SY10EL16VFZITR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证