5秒后页面跳转
SY100S304JC PDF预览

SY100S304JC

更新时间: 2024-11-23 22:59:23
品牌 Logo 应用领域
麦瑞 - MICREL 栅极触发器逻辑集成电路
页数 文件大小 规格书
5页 101K
描述
QUINT AND/NAND GATE

SY100S304JC 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:PLASTIC, LCC-28Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.79
Is Samacsys:N系列:100S
JESD-30 代码:S-PQCC-J28JESD-609代码:e0
长度:11.48 mm逻辑集成电路类型:AND/NAND GATE
湿度敏感等级:1功能数量:5
输入次数:2端子数量:28
最高工作温度:85 °C最低工作温度:
输出特性:OPEN-EMITTER封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):240电源:-4.5 V
最大电源电流(ICC):60 mAProp。Delay @ Nom-Sup:1.55 ns
传播延迟(tpd):1.05 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:4.57 mm
子类别:Gates表面贴装:YES
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn85Pb15)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:11.48 mm
Base Number Matches:1

SY100S304JC 数据手册

 浏览型号SY100S304JC的Datasheet PDF文件第2页浏览型号SY100S304JC的Datasheet PDF文件第3页浏览型号SY100S304JC的Datasheet PDF文件第4页浏览型号SY100S304JC的Datasheet PDF文件第5页 
QUINT  
AND/NAND GATE  
SY100S304  
FEATURES  
DESCRIPTION  
The SY100S304 is an ultra-fast quint AND/NAND gate  
designed for use in high-performance ECL systems. This  
device also features a Function (F) output which is the wire-  
NOR of the AND gate outputs. The inputs on the device  
have 75Kpull-down resistors.  
Max. propagation delay of 1050ps  
IEE min. of –60mA  
Extended supply voltage option:  
VEE = –4.2V to –5.5V  
Voltage and temperature compensation for improved  
noise immunity  
PIN CONFIGURATIONS  
Internal 75Kinput pull-down resistors  
40% faster than Fairchild 300K at lower power  
Function and pinout compatible with Fairchild F100K  
11 10 9  
8 7 6 5  
Available in 24-pin CERPACK and 28-pin PLCC  
D
D
1b  
2b  
12  
13  
14  
15  
16  
17  
18  
4
3
O
O
c
c
packages  
Top View  
PLCC  
J28-1  
V
EE  
EES  
1c  
2c  
2d  
2
V
V
V
F
CCA  
V
1
CC  
D
28  
27  
26  
CC  
D
BLOCK DIAGRAM  
D
Od  
19 20 21 22 23 24 25  
F
D
D
1a  
2a  
O
O
a
a
24 23 22 21 20 19  
1
18  
17  
16  
15  
14  
13  
D
D
1d  
1e  
D
D
2a  
1a  
D
D
1b  
2b  
O
O
b
b
2
3
4
5
6
Top View  
Flatpack  
F24-1  
D
2e  
O
O
O
O
a
a
b
b
O
e
O
e
D
D
1c  
2c  
O
O
c
c
O
d
7
8 9 10 11 12  
D
D
1d  
2d  
O
O
d
d
D
D
1e  
2e  
O
O
e
e
PIN NAMES  
Pin  
Dna – Dne  
E
Function  
Data Inputs (n-1...5)  
Enable Input  
Oa – Oe  
Oa – Oe  
VEES  
Data Outputs  
Complementary Data Outputs  
VEE Substrate  
VCCA  
VCCO for ECL Outputs  
Rev.: G  
Amendment:/0  
Issue Date: July, 1999  
1

与SY100S304JC相关器件

型号 品牌 获取价格 描述 数据表
SY100S304JCTR MICREL

获取价格

QUINT AND/NAND GATE
SY100S304JZ MICREL

获取价格

QUINT AND/NAND GATE
SY100S304JZTR MICREL

获取价格

QUINT AND/NAND GATE
SY100S304JZ-TR MICREL

获取价格

暂无描述
SY100S307 MICREL

获取价格

QUINT EXCLUSIVE OR/NOR GATE
SY100S307_10 MICREL

获取价格

QUINT EXCLUSIVE OR/NOR GATE
SY100S307DC ETC

获取价格

XOR/XNOR and XOR-OR Gate
SY100S307FC MICREL

获取价格

QUINT EXCLUSIVE OR/NOR GATE
SY100S307FCTR MICREL

获取价格

IC,LOGIC GATE,2/2/2/2/2 XOR-OR,ECL100,QFL,24PIN,CERAMIC
SY100S307FC-TR MICROCHIP

获取价格

XOR/XNOR GATE