5秒后页面跳转
SY100H603JCTR PDF预览

SY100H603JCTR

更新时间: 2024-09-15 22:34:07
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
4页 75K
描述
9-BIT LATCHED ECL-TO-TTL

SY100H603JCTR 数据手册

 浏览型号SY100H603JCTR的Datasheet PDF文件第2页浏览型号SY100H603JCTR的Datasheet PDF文件第3页浏览型号SY100H603JCTR的Datasheet PDF文件第4页 
9-BIT LATCHED  
ECL-TO-TTL  
SY10H603  
SY100H603  
DESCRIPTION  
FEATURES  
9-bit ideal for byte-parity applications  
3-state TTL outputs  
The SY10/100H603 are 9-bit, dual supply ECL-to-TTL  
translators. Devices in the Micrel-Synergy 9-bit translator  
series utilize the 28-lead PLCC for optimal power pinning,  
signal flow-through and electrical performance.  
The devices feature a 48mA TTL output stage and AC  
performance is specified into both a 50pF and 200pF  
load capacitance. Latching is controlled by Latch Enable  
(LEN) and Master Reset (MR) resets the latches. A HIGH  
on OEECL sends the outputs into the high impedance  
state. All control inputs are ECL level.  
Flow-through configuration  
Extra TTL and ECL power/ground pins to minimize  
switching noise  
Dual supply  
6.0ns max. delay into 50pF, 12ns into 200pF (all  
outputs switching)  
PNP TTL inputs for low loading  
The 10H version is compatible with MECL 10KH ECL  
logic levels. The 100H version is compatible with 100K  
levels.  
Choice of ECL compatibility: MECL 10KH (10Hxxx)  
or 100K (100Hxxx)  
Fully compatible with Motorola MC10H/100H603  
Available in 28-pin PLCC package  
PIN CONFIGURATION  
BLOCK DIAGRAM  
25 24 23 22 21 20 19  
26  
Q4  
Q3  
18  
17  
16  
15  
14  
13  
12  
D8  
OEECL  
27  
28  
1
D7  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
D8  
D
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
0
1
2
3
4
5
6
7
8
VCCT  
Q2  
VCCE  
D6  
EN  
TOP VIEW  
PLCC  
GND  
Q1  
2
D5  
D
3
D4  
EN  
Q0  
4
D3  
D
5
6
7
8
9
10 11  
EN  
D
EN  
ECL  
D
TTL  
PIN NAMES  
EN  
D
Pin  
GND  
Function  
EN  
TTL Ground (0V)  
D
VCCE  
VCCT  
ECL VCC (0V)  
EN  
TTL Supply (+5.0V)  
ECL Supply (–5.2/–4.5V)  
Data Inputs (ECL)  
Data Outputs (TTL)  
3-state Control (ECL)  
Latch Enable (ECL)  
Master Reset (ECL)  
VEE  
D
D0–D8  
Q0–Q8  
OEECL  
LEN  
EN  
D
EN  
LEN  
MR  
MR  
Rev.: D  
Amendment:/0  
Issue Date: April, 1998  
1

与SY100H603JCTR相关器件

型号 品牌 获取价格 描述 数据表
SY100H603JZ MICREL

获取价格

9-BIT LATCHED ECL-TO-TTL
SY100H603JZ MICROCHIP

获取价格

ECL to TTL Translator, 9 Func, True Output, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28
SY100H603JZTR MICREL

获取价格

9-BIT LATCHED ECL-TO-TTL
SY100H603JZ-TR MICROCHIP

获取价格

ECL to TTL Translator, 9 Func, True Output, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28
SY100H603JZ-TR MICREL

获取价格

ECL to TTL Translator, 9 Func, True Output, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28
SY100H606 MICREL

获取价格

REGISTERED HEX TTL-TO-PECL
SY100H606JC MICREL

获取价格

REGISTERED HEX TTL-TO-PECL
SY100H606JCTR MICREL

获取价格

REGISTERED HEX TTL-TO-PECL
SY100H606JZ MICREL

获取价格

REGISTERED HEX TTL-TO-PECL
SY100H606JZTR MICREL

获取价格

REGISTERED HEX TTL-TO-PECL