STM8S103K3 STM8S103F3 STM8S103F2
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data
EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C
Permanently active, low consumption power-on
and power-down reset
•
Interrupt management
Nested interrupt controller with 32 interrupts
•
UFQFPN32 5x5
LQFP32 7x7
Up to 27 external interrupts on 6 vectors
•
Timers
Advanced control timer: 16-bit, 4 CAPCOM
channels, 3 complementary outputs, dead-time
insertion and flexible synchronization
•
16-bit general purpose timer, with 3 CAPCOM
•
•
•
•
TSSOP20
SO20W 300 mils
channels (IC, OC or PWM)
8-bit basic timer with 8-bit prescaler
Auto wake-up timer
UFQFPN20 3x3
Features
Core
Window watchdog and independent watchdog
timers
16 MHz advanced STM8 core with Harvard
architecture and 3-stage pipeline
•
•
Communications interfaces
UART with clock output for synchronous
operation, Smartcard, IrDA, LIN master mode
•
Extended instruction set
SPI interface up to 8 Mbit/s
I2C interface up to 400 Kbit/s
•
Memories
Program memory: 8 Kbytes Flash; data retention
20 years at 55 °C after 10 kcycles
•
•
•
•
Analog to digital converter (ADC)
Data memory: 640 bytes true data EEPROM;
endurance 300 kcycles
10-bit, ±1 LSB ADC with up to 5 multiplexed
channels, scan mode and analog watchdog
•
RAM: 1 Kbytes
I/Os
Clock, reset and supply management
Up to 28 I/Os on a 32-pin package including 21
high sink outputs
•
•
•
2.95 to 5.5 V operating voltage
•
Flexible clock control, 4 master clock sources:
•
Highly robust I/O design, immune against current
injection
Low power crystal resonator oscillator
-
External clock input
Development support
-
Embedded single wire interface module
(SWIM) for fast on-chip programming and
non intrusive debugging
Internal, user-trimmable 16 MHz RC
-
-
Internal low power 128 kHz RC
-
Clock security system with clock monitor
•
Unique ID
Power management:
•
96-bit unique key for each device
Low power modes (wait, active-halt, halt)
•
-
Switch-off peripheral clocks individually
-
September 2010
1/113
DocID15441 Rev 6
www.st.com