V
S MSUNG
STD131
ELECTRONICS
STD131 Standard Cell
0.18um System-On-Chip ASIC
Dec 2000, V2.0
Features
SSTL2
PECL
HSTL
High speed
Devices
1.8/2.5/3.3V
1.8/2.5/3.3V
- L = 0.15um, L
= 0.18um
eff
drawn
Device 1.8/2.5/3.3V
Interface
STD131
(1.8V)
- Up to 23 million gates
- Power dissipation :24nW/MHz
- Gate Delay : 48ps @ 1.8V, 1SL
- 1.8/2.5/3.3V drive and 3.3/5V tolerant I/O
- Compilable SRAM for two different application
- 1.8V and 3.3V ADC,DAC and PLLs
3.3/5.0V
Device 3.3/5.0V CMOS/
TTL
3.3/5.0V
Tolerant
Analog cores
Analog Interface
PCI
PCI-X
Hot Swap PCI
AGP
USB
- ARM920T/ARM940T, TeakLite/Teak
AGP Bus
USB Bus
PCI Bus
Description
memory containing redundancy scheme is pro-
vided as a compiler.
STD131 is one of the Samsung ASIC library,
which consists of standard cell products imple-
mented in a 0.18um technology. STD131 utilizes
six layers of interconnect metal having metal 4, 5
and 6 layer options for products. STD131 is
diverse application specific digital and analog IPs
for system-on-chip(SOC) application. Samsung
provides a full range of products to address the
challenges of producing ultra low power and high
density devices that take advantage of SOC inte-
gration.
Variety of IPs are provided in STD131 family
including
- Processor Cores :
ARM7T/ARM9T/940T/920T from ARM,
Teaklite/TEAK from DSPG
- Memories
Compiled SRAM with two different applica-
tion and repairable SRAM with redundancy.
- Analog Cores :
ADC, DAC, PLL, RAMDAC
- IO IPs
STD131 which reduced power dissipation and
system cost by merging the logic and IPs as a
whole and connecting internally from logic to
memory data bus is ideal for high-performance
products such as HDD, Network, and Display.
Samsung design methodology offers an compre-
hensive timing driven design flow including auto-
mated time budgeting, tight floorplan synthesis
integration, powerful timing analysis and timing
driven layout. Its advanced characterization flow
provides accurate timing data and robust delay
models for a 0.18um very deep-submicron tech-
nology. Static verification methods such as static
timing analysis and formal equivalence checking
provide an effective verification methodology with
a variety of simulators. Samsung DFT methodol-
ogy supports scan design, BIST and JTAG bound-
ary scan. Samsung provides a full set of test-
ready IPs with an efficient core test integration
methodology.
STD131 supports up to 23 million gates counts of
logic providing 80% of usable gate. Gate delay is
30% faster than that of STD110, 0.25um library.
Logic and compiled memory density are respec-
tively 2.6 times and 3 timer denser than those of
STD110.
STD131 also supports fully user-configurable
compiled memory elements such as high-density
and low-power applications. Each element is pro-
vided as a compiler. For high-capacity memory
solution in SOC design, the repairable
Samsung ASIC
1