5秒后页面跳转
SSTVA16857GLF-T PDF预览

SSTVA16857GLF-T

更新时间: 2024-02-03 21:43:50
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
9页 73K
描述
Interface Circuit

SSTVA16857GLF-T 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:compliant风险等级:5.84
Base Number Matches:1

SSTVA16857GLF-T 数据手册

 浏览型号SSTVA16857GLF-T的Datasheet PDF文件第2页浏览型号SSTVA16857GLF-T的Datasheet PDF文件第3页浏览型号SSTVA16857GLF-T的Datasheet PDF文件第4页浏览型号SSTVA16857GLF-T的Datasheet PDF文件第5页浏览型号SSTVA16857GLF-T的Datasheet PDF文件第6页浏览型号SSTVA16857GLF-T的Datasheet PDF文件第7页 
ICSSSTVA16857  
Integrated  
Circuit  
Systems, Inc.  
DDR 14-Bit Registered Buffer  
Recommended Applications:  
Pin Configuration  
DDR Memory Modules  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
Q1  
Q2  
GND  
VDDQ  
Q3  
Q4  
Q5  
GND  
VDDQ  
Q6  
D1  
D2  
GND  
VDD  
D3  
D4  
D5  
D6  
D7  
CLK#  
CLK  
VDD  
GND  
VREF  
RESET#  
D8  
Provides complete DDR DIMM logic solution with  
ICS93V857 or ICS95V857  
SSTL_2 compatible data registers  
DDR400 recommended (backward compatible to  
DDR200/266/333)  
Product Features:  
Q7  
Exceeds "SSTVN16857" performance  
VDDQ  
GND  
Q8  
Differential clock signal  
Meets SSTL_2 signal data  
Supports SSTL_2 class I & II specifications  
Low-voltage operation  
- VDD = 2.3V to 2.7V  
48 pin TSSOP package  
Q9  
VDDQ  
GND  
Q10  
Q11  
Q12  
VDDQ  
GND  
Q13  
Q14  
D9  
D10  
D11  
D12  
VDD  
GND  
D13  
D14  
Truth Table1  
Inputs  
CLK CLK#  
X or X or  
Q Outputs  
Q
48-Pin TSSOP  
6.10 mm. Body, 0.50 mm. pitch = TSSOP  
RESET#  
D
X or  
L
L
Floating Floating Floating  
H
H
H
H
L
H
L
Q0(2)  
L or H  
L or H  
X
Notes:  
1.  
H = High Signal Level  
L = Low Signal Level  
= Transition LOW-to-HIGH  
= Transition HIGH -to LOW  
X = Irrelevant  
Block Diagram  
38  
CLK  
CLK#  
39  
2.  
Output level before the indicated  
steady state input conditions were  
established.  
34  
RESET#  
R
1
Q1  
CLK  
48  
D1  
VREF  
D1  
35  
To 13 Other Channels  
0932A—05/12/04  

与SSTVA16857GLF-T相关器件

型号 品牌 获取价格 描述 数据表
SSTVA16859CGLF IDT

获取价格

TSSOP-64, Tube
SSTVA16859CGLF-T IDT

获取价格

D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 13-Bit, True Output, PDSO64, 0.
SSTVA16859CKLF IDT

获取价格

VFQFPN-56, Tray
SSTVF16857 NXP

获取价格

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs
SSTVF16857DGG NXP

获取价格

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs
SSTVF16857DGG,518 NXP

获取价格

SSTVF16857DGG
SSTVF16857DGV NXP

获取价格

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs
SSTVF16857DGV,118 NXP

获取价格

SSTVF16857DGV
SSTVF16857EV NXP

获取价格

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs
SSTVF16857EV,518 NXP

获取价格

IC SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56, 4.50 X 7 MM, 0.6