5秒后页面跳转
SST89E554RC-33-I-TQJ PDF预览

SST89E554RC-33-I-TQJ

更新时间: 2024-09-24 05:16:35
品牌 Logo 应用领域
SST /
页数 文件大小 规格书
86页 1324K
描述
FlashFlex51 MCU

SST89E554RC-33-I-TQJ 数据手册

 浏览型号SST89E554RC-33-I-TQJ的Datasheet PDF文件第2页浏览型号SST89E554RC-33-I-TQJ的Datasheet PDF文件第3页浏览型号SST89E554RC-33-I-TQJ的Datasheet PDF文件第4页浏览型号SST89E554RC-33-I-TQJ的Datasheet PDF文件第5页浏览型号SST89E554RC-33-I-TQJ的Datasheet PDF文件第6页浏览型号SST89E554RC-33-I-TQJ的Datasheet PDF文件第7页 
FlashFlex51 MCU  
SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC  
SST89E/V564RD SST89E/VE554RC FlashFlex51 MCU  
Data Sheet  
FEATURES:  
8-bit 8051-Compatible Microcontroller (MCU)  
with Embedded SuperFlash Memory  
– Fully Software Compatible  
– Development Toolset Compatible  
– Pin-For-Pin Package Compatible  
Three 16-bit Timers/Counters  
Full-Duplex, Enhanced UART  
– Framing error detection  
– Automatic address recognition  
Eight Interrupt Sources at 4 Priority Levels  
Programmable Watchdog Timer (WDT)  
Programmable Counter Array (PCA)  
Four 8-bit I/O Ports (32 I/O Pins)  
Second DPTR register  
Low EMI Mode (Inhibit ALE)  
SPI Serial Interface  
Standard 12 Clocks per cycle, the device has an  
option to double the speed to 6 clocks per cycle.  
TTL- and CMOS-Compatible Logic Levels  
Brown-out Detection  
SST89E564RD/SST89E554RC Operation  
– 0 to 40 MHz at 5V  
SST89V564RD/SST89V554RC Operation  
– 0 to 33 MHz at 3V  
Total 1 KByte Internal RAM (256 Byte + 768 Byte)  
Dual Block SuperFlash EEPROM  
– SST89E564RD/SST89V564RD:  
64 KByte primary block + 8 KByte secondary  
block (128-Byte sector size for both blocks)  
– SST89E554RC/SST89V554RC:  
32 KByte primary block + 8 KByte secondary  
block (128-Byte sector size for both blocks)  
– Individual Block Security Lock with SoftLock  
– Concurrent Operation during  
Low Power Modes  
– Power-down Mode with External Interrupt Wake-up  
– Idle Mode  
In-Application Programming (IAP)  
– Memory Overlay for Interrupt Support  
during IAP  
PDIP-40, PLCC-44 and TQFP-44 Packages  
Temperature Ranges:  
Support External Address Range up to 64  
KByte of Program and Data Memory  
Three High-Current Port 1 pins (16 mA each)  
– Commercial (0°C to +70°C)  
– Industrial (-40°C to +85°C)  
firmware for SST’s device. During the power-on reset, the  
device can be configured as a slave to an external host for  
source code storage or as a master to an external host for  
an in-application programming (IAP) operation. The device  
is designed to be programmed in-system and in-application  
on the printed circuit board for maximum flexibility. The  
device is pre-programmed with an example of the boot-  
strap loader in the memory, demonstrating the initial user  
program code loading or subsequent user code updating  
via the IAP operation. An example bootstrap loader is avail-  
able for the user’s reference and convenience only. SST  
does not guarantee the functionality or the usefulness of  
the sample bootstrap loader. Chip-Erase operations will  
erase the pre-programmed sample code.  
PRODUCT DESCRIPTION  
The SST89E564RD, SST89V564RD, SST89E554RC, and  
SST89V554RC are members of the FlashFlex51 family of 8-  
bit microcontroller products designed and manufactured with  
the state-of-the-art SuperFlash CMOS semiconductor pro-  
cess technology. The devices use the 8051 instruction set  
and are pin-for-pin compatible with standard 8051 microcon-  
troller devices.  
The device comes with 72/40 KByte of on-chip flash  
EEPROM program memory using SST’s patented and pro-  
prietary CMOS SuperFlash EEPROM technology with the  
SST’s field-enhancing, tunneling injector, split-gate mem-  
ory cells. The SuperFlash memory is partitioned into 2  
independent program memory blocks. The primary Super-  
Flash Block 0 occupies 64/32 KByte of internal program  
memory space and the secondary SuperFlash Block 1  
occupies 8 KByte of internal program memory space. The  
8-KByte secondary SuperFlash block can be mapped to  
the lowest location of the 64/32 KByte address space; it  
can also be hidden from the program counter and used as  
an independent EEPROM-like data memory. The flash  
memory blocks can be programmed via a standard 87C5x  
OTP EPROM programmer fitted with a special adapter and  
In addition to 72/40 KByte of SuperFlash EEPROM pro-  
gram memory on-chip, the device can address up to 64  
KByte of external program memory. In addition to 1024 x8  
bits of on-chip RAM, up to 64 KByte of external RAM can  
be addressed.  
SST’s highly reliable, patented SuperFlash technology and  
memory cell architecture have a number of important  
advantages for designing and manufacturing flash  
EEPROMs. These advantages translate into significant  
cost and reliability benefits for our customers.  
©2003 Silicon Storage Technology, Inc.  
The SST logo, SuperFlash, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc.  
These specifications are subject to change without notice.  
S71207-04-000  
1
12/03  

与SST89E554RC-33-I-TQJ相关器件

型号 品牌 获取价格 描述 数据表
SST89E554RC-40-C-NI SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-C-NJ SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-C-PI SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-C-PJ SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-C-TQI SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-C-TQJ SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-I-NI SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-I-NJ SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-I-PI SST

获取价格

FlashFlex51 MCU
SST89E554RC-40-I-PJ SST

获取价格

FlashFlex51 MCU