SR6P6x
Data brief
Stellar SR6 P6 line — 32-bit Arm® Cortex®‑R52+ automotive integration MCU
6x Cortex®‑R52+ cores, 16 MB NVM (2x 15.5 MB “OTA X2”)
2.3 MB RAM, with embedded virtualization, safety and security
Features
●●●●●●●●●●●●●●●●●●●●●●●●●●●●●●
●●●●●●●●●●●●●●●●●●●●●●●●●●●●●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●
●●●●●●●●●●●●●●●●●●●●
●●●●●●●●●●●●●●●●●●●●
●● ●●
●● ●●●●●●●●●●●●●● ●●
●● ●●●●●●●●●●●●●● ●●
●● ●●
●● ●●
●● ●●
●● ●●
●● ●●
● ●● ●●
●●●●●●
●
●●●●
●● ●● ●● ●● ●● ●● ●●
●● ●● ●●●●●●●● ●● ●●
●● ●● ●●●●●●●● ●● ●●
●● ●● ●● ●● ●● ●● ●●
●● ●●
●● ●●
●● ●●
●
●●●●
●
●● ●●
●● ●●
●● ●●
●●●●●●
●● ●●●●●●●●●●●●●● ●●
●● ●●●●●●●●●●●●●● ●●
●● ●●
●●●●●●●●●●●●●●●●●●●●
●●●●●●●●●●●●●●●●●●●●
•
•
AEC-Q100 automotive qualification on going
SR6 integration MCUs:
●●●●●●●●●●●●●●●●●●●●●●●●●●●●●●
●●●●●●●●●●●●●●●●●●●●●●●●●●●●●●
FPBGA 516
–
–
–
–
Have superior real-time and safe performance (with highest ASIL-D
capability)
(25 x 25 mm)
●●●●●●●●●●●●●●●●●●●●
●●●●●●●●●●●●●●●●●●●●
Bring HW based virtualization technology to MCUs for simplified multiple
SW integrations at optimized performance
●●
●●
●● ●●●●●●●●●●●●●● ●●
●● ●●●●●●●●●●●●●● ●●
●● ●●
●● ●●
●● ●●
●● ●●
●● ●●
● ●● ●●
●●●●●●
●
●●●●
●● ●● ●● ●● ●● ●● ●●
●● ●● ●●●●●●●● ●● ●●
●● ●● ●●●●●●●● ●● ●●
●● ●● ●● ●● ●● ●● ●●
●● ●●
●● ●●
●● ●●
●
●●●●
●●●●●●
●
●● ●●
●● ●●
●● ●●
●● ●●●●●●●●●●●●●● ●●
●● ●●●●●●●●●●●●●● ●●
●●
●●
●●●●●●●●●●●●●●●●●●●●
●●●●●●●●●●●●●●●●●●●●
Have built-in fast and cost effective OTA reprogramming capability (with
built-in dual image storage)
FPBGA 292
(17 x 17 mm)
Offer high speed security cryptographic services, for example for network
authentication
Cores
•
32-bit Arm® v8-R compliant CPU cores:
–
6 Cortex®‑R52+ cores (4 of them with checker cores, 2 in split-lock
configuration) allowing usage as either 6 cores (4 of them in lockstep
configuration) or 5 cores (all of them in lockstep configuration), single
precision FPU, new privilege level for real-time virtualization
•
•
2 Cortex®‑M4 multipurpose accelerators (data move and [pre]-processing). One
Part number
Package
FPBGA 516
FPBGA 292
in lockstep configuration
SR6P6C8
SR6P6C4
4 eDMA engines in lockstep configuration
Memories
•
Up to 16 MB on-chip NVM non-volatile memory
–
–
PCM (phase change memory) as non-volatile memory
15.5 MB code NVM, with embedded memory replication for OTA (over-the-
air) reprogramming with up to 2x 15.5 MB
–
512 KB HSM dedicated code NVM
•
•
640 KB data NVM (512 KB + 128 KB dedicated to HSM)
Up to 2304 KB on-chip general-purpose SRAM
DB4256 - Rev 4 - June 2022
www.st.com
For further information contact your local STMicroelectronics sales office.