5秒后页面跳转
SPQ3R8N30WPIL PDF预览

SPQ3R8N30WPIL

更新时间: 2024-09-24 17:15:35
品牌 Logo 应用领域
中科君芯 - CAS-JUNSHINE /
页数 文件大小 规格书
3页 323K
描述
LV-SGT

SPQ3R8N30WPIL 数据手册

 浏览型号SPQ3R8N30WPIL的Datasheet PDF文件第2页浏览型号SPQ3R8N30WPIL的Datasheet PDF文件第3页 
SPQ3R8N30WPIL  
30V, 33A (1) N-Channel MOSFET  
Proprietary Trench Gate Device Design and Processes  
High Reliability Capability  
SYMBOL  
Drain  
Sampled CP Probing and Inking  
Gate  
Source  
Electrical Characteristics in C/P Test (TJ at 25 )  
Symbol  
V(BR)DSS  
RDS(ON)  
VGS (th)  
IDSS  
Parameter  
Min. Typ. Max. Unit  
Test Condition  
Drain-Source Breakdown Voltage  
Static Drain-Source On-Resistance  
Gate Threshold Voltage  
30  
1
3
3.8  
2
V
mΩ  
V
VGS =0V, ID =250µA  
(2)  
VGS =4.5V, ID =1A  
VDS =VGS, ID =250µA  
µ
A
Drain-to-Source Leakage Current  
Gate-Body Leakage Current  
Operating and Storage Temperature  
1
VDS =24V, VGS =0V  
VDS =0V, VGS =±20V  
IGSS  
±100  
nA  
TJ, TSTG  
-55to 150Max.  
Mechanical Data  
Die Drawing  
1496 µ  
µ
µ
Chip Size  
m X 1885 m  
µ
Gate Pad Size  
160 m X 80 m  
µ
µ
Source Pad Size(1)(2)  
Source Pad Size(3)(4)  
Scribe Line Width  
Wafer Thickness  
Wafer Diameter  
Gross Die  
468 m X 1056 m  
µ
µ
468 m X 1056 m  
µ
60 m  
µ
100 m  
200 mm  
10231 EA  
Source Metallization  
Drain Metallization  
Passivation  
Ni-Pb-Au (1KA/3KA/1.5KA typical)  
Ti-Ni-Ag  
Polyimide  
Recommended Storage  
Environment  
Store in original container, in dry nitrogen, 6  
months at ambient temperature of 23°C ± 3°C  
(1) This characteristic assumes the die is assembled in DFN5*6 package. Actual performance may degrade when  
assembled.  
(2) Pulse Width tp = < 1 mS, Duty Cycle < 2%.  
Address: Floor 5, C1 Building, No. 200, Linghu Blvd., Wuxi, Jiangshu, China  
Version: Preliminary Rev 0.0  
̶
1 ̶