5秒后页面跳转
SNJ54ACT373FK PDF预览

SNJ54ACT373FK

更新时间: 2024-11-25 05:04:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路输出元件
页数 文件大小 规格书
19页 583K
描述
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SNJ54ACT373FK 技术参数

生命周期:Active零件包装代码:QLCC
包装说明:QCCN, LCC20,.35SQ针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.28Is Samacsys:N
控制类型:ENABLE LOW计数方向:UNIDIRECTIONAL
系列:ACTJESD-30 代码:S-CQCC-N20
长度:8.89 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCN
封装等效代码:LCC20,.35SQ封装形状:SQUARE
封装形式:CHIP CARRIER包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.04 mAProp。Delay @ Nom-Sup:12.5 ns
传播延迟(tpd):12.5 ns认证状态:Not Qualified
筛选级别:MIL-PRF-38535座面最大高度:2.03 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:NO LEAD
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8.89 mm
Base Number Matches:1

SNJ54ACT373FK 数据手册

 浏览型号SNJ54ACT373FK的Datasheet PDF文件第2页浏览型号SNJ54ACT373FK的Datasheet PDF文件第3页浏览型号SNJ54ACT373FK的Datasheet PDF文件第4页浏览型号SNJ54ACT373FK的Datasheet PDF文件第5页浏览型号SNJ54ACT373FK的Datasheet PDF文件第6页浏览型号SNJ54ACT373FK的Datasheet PDF文件第7页 
SN54ACT373, SN74ACT373  
OCTAL D-TYPE TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS  
SCAS544E – OCTOBER 1995 – REVISED OCTOBER 2002  
SN54ACT373 . . . J OR W PACKAGE  
SN74ACT373 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
4.5-V to 5.5-V V  
Operation  
CC  
Inputs Accept Voltages to 5.5 V  
Max t of 10 ns at 5 V  
pd  
Inputs Are TTL-Voltage Compatible  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
LE  
description/ordering information  
These 8-bit latches feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
GND  
The eight latches are D-type transparent latches.  
When the latch-enable (LE) input is high, the Q  
outputs follow the data (D) inputs. When LE is  
taken low, the Q outputs are latched at the logic  
levels set up at the D inputs.  
SN54ACT373 . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines in bus-organized systems without need for  
interface or pullup components.  
3
2
1
20 19  
18  
8D  
7D  
7Q  
6Q  
6D  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
15  
14  
9 10 11 12 13  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
Tube  
SN74ACT373N  
SN74ACT373N  
Tube  
SN74ACT373DW  
SN74ACT373DWR  
SN74ACT373NSR  
SN74ACT373DBR  
SN74ACT373PWR  
SNJ54ACT373J  
SOIC – DW  
ACT373  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
–40°C to 85°C  
SOP – NS  
SSOP – DB  
TSSOP – PW  
CDIP – J  
ACT373  
AD373  
AD373  
SNJ54ACT373J  
SNJ54ACT373W  
SNJ54ACT373FK  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54ACT373W  
SNJ54ACT373FK  
LCCC – FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SNJ54ACT373FK 替代型号

型号 品牌 替代类型 描述 数据表
5962-87556012A TI

完全替代

具有三态输出的八路 D 类透明锁存器 | FK | 20 | -55 to 125

与SNJ54ACT373FK相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ACT373J TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ACT373W TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ACT374FK TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54ACT374J TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54ACT374W TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54ACT534FK TI

获取价格

ACT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20
SNJ54ACT5634J TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ACT563FK TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ACT563J TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54ACT563W TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS