5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SNJ54AC574W
SNJ54AC574W PDF预览

SNJ54AC574W

更新时间： 2024-11-04 05:04:39
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
16页 529K
描述
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SNJ54AC574W 数据手册

 浏览型号SNJ54AC574W的Datasheet PDF文件第2页浏览型号SNJ54AC574W的Datasheet PDF文件第3页浏览型号SNJ54AC574W的Datasheet PDF文件第4页浏览型号SNJ54AC574W的Datasheet PDF文件第5页浏览型号SNJ54AC574W的Datasheet PDF文件第6页浏览型号SNJ54AC574W的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢂ
ꢆ
ꢃ
ꢇ
ꢀ
ꢁ
ꢆ
ꢈ ꢅꢉꢄꢊ ꢋꢌꢉ ꢍꢎ ꢏ ꢏꢋ ꢐꢏ ꢌꢉꢑ ꢒꢐ ꢐꢏ ꢑꢏꢋ ꢓ ꢊꢒ ꢎ ꢌꢓ ꢊꢈ ꢎ  
ꢃ
ꢄ
ꢅ
ꢂ
ꢆ
ꢃ
ꢀ
ꢀ
ꢔ
ꢒ
ꢉ
ꢕ
ꢖ
ꢌ
ꢀ
ꢉ
ꢄ
ꢉ
ꢏ
ꢈ
ꢗ
ꢉ
ꢎ
ꢗ
ꢉ
SCAS541E − OCTOBER 1995 − REVISED OCTOBER 2003  
SN54AC574 . . . J OR W PACKAGE  
SN74AC574 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
2-V to 6-V V  
Operation  
CC  
Inputs Accept Voltages to 6 V  
Max t of 8.5 ns at 5 V  
pd  
3-State Outputs Drive Bus Lines Directly  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
description/ordering information  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
GND  
The eight flip-flops of the ′AC574 devices are  
D-type edge-triggered flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs  
are set to the logic levels set up at the data (D)  
inputs.  
SN54AC574 . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal  
logic state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
the increased drive provide the capability to drive  
bus lines in a bus-organized system without need  
for interface or pullup components.  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
5Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
15  
14 6Q  
9 10 11 12 13  
OE does not affect internal operations of the  
flip-flop. Old data can be retained or new data can  
be entered while the outputs are in the  
high-impedance state.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP − N  
Tube  
SN74AC574N  
SN74AC574N  
Tube  
SN74AC574DW  
SN74AC574DWR  
SN74AC574NSR  
SN74AC574DBR  
SN74AC574PW  
SN74AC574PWR  
SNJ54AC574J  
SOIC − DW  
AC574  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
AC574  
AC574  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
AC574  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54AC574J  
SNJ54AC574W  
SNJ54AC574FK  
Tube  
SNJ54AC574W  
SNJ54AC574FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢎ
ꢎ
ꢑ
ꢈ
ꢧ
ꢋ
ꢢ
ꢞ
ꢗ
ꢅ
ꢠ
ꢉ
ꢡ
ꢫ
ꢒ
ꢛ
ꢈ
ꢙ
ꢜ
ꢁ
ꢚ
ꢋ
ꢄ
ꢉ
ꢄ
ꢘ
ꢙ
ꢣ
ꢢ
ꢚ
ꢛ
ꢡ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢙ
ꢟ
ꢟ
ꢘ
ꢘ
ꢤ
ꢛ
ꢛ
ꢜ
ꢙ
ꢙ
ꢛ
ꢘ
ꢠ
ꢠ
ꢤ
ꢠ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢠ
ꢙ
ꢛ
ꢚ
ꢤ
ꢢ
ꢥ
ꢠ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢬ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢧ
ꢟ
ꢟ
ꢣ
ꢠ
ꢣ
ꢨ
Copyright 2003, Texas Instruments Incorporated  
ꢈ ꢙ ꢤ ꢜ ꢛꢧ ꢢꢡ ꢟꢠ ꢡꢛ ꢝꢤ ꢦꢘ ꢞꢙ ꢟ ꢟꢛ ꢮꢒ ꢊꢌ ꢎꢑ ꢓ ꢌꢖꢯꢂ ꢖꢂꢇ ꢞꢦꢦ ꢤꢞ ꢜ ꢞ ꢝꢣ ꢟꢣꢜ ꢠ ꢞ ꢜ ꢣ ꢟꢣ ꢠꢟꢣ ꢧ  
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢉ
ꢣ
ꢪ
ꢞ
ꢒ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢜ
ꢧ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢎ
ꢜ
ꢛ
ꢧ
ꢟ
ꢘ
ꢛ
ꢡ
ꢣ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢢ ꢙꢦ ꢣꢠꢠ ꢛ ꢟꢩꢣ ꢜ ꢫꢘ ꢠꢣ ꢙ ꢛꢟꢣ ꢧꢨ ꢈ ꢙ ꢞꢦ ꢦ ꢛ ꢟꢩꢣ ꢜ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢠ ꢇ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢘꢛ ꢙ  
ꢟ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
ꢟ
ꢣ
ꢠ
ꢘ
ꢙ
ꢭ
ꢛ
ꢚ
ꢞ
ꢦ
ꢦ
ꢤ
ꢞ
ꢜ
ꢞ
ꢝ
ꢣ
ꢟ
ꢣ
ꢜ
ꢠ
ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

SNJ54AC574W 替代型号

型号 品牌 替代类型 描述 数据表
5962-9677301QSA TI

完全替代

 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

与SNJ54AC574W相关器件

型号 品牌 获取价格 描述 数据表
SNJ54AC74FK TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54AC74J TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54AC74W TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54AC86FK TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SNJ54AC86J TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SNJ54AC86W TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SNJ54ACT00FK TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SNJ54ACT00J TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SNJ54ACT00W TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SNJ54ACT04FK TI

获取价格

 		HEX INVERTERS

与SNJ54AC574W相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证