5秒后页面跳转
SNJ54AC564J PDF预览

SNJ54AC564J

更新时间: 2024-11-20 05:04:39
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
13页 383K
描述
OCTAL D-TYPE EDGE-TRIGGERDE FLIP-FLOPS WITH 3-STATE OUTPUTS

SNJ54AC564J 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP20,.3针数:20
Reach Compliance Code:unknown风险等级:5.84
其他特性:BROADSIDE VERSION OF 534系列:AC
JESD-30 代码:R-GDIP-T20长度:24.195 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE电源:3.3/5 V
Prop。Delay @ Nom-Sup:16.5 ns传播延迟(tpd):16.5 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:7.62 mm

SNJ54AC564J 数据手册

 浏览型号SNJ54AC564J的Datasheet PDF文件第2页浏览型号SNJ54AC564J的Datasheet PDF文件第3页浏览型号SNJ54AC564J的Datasheet PDF文件第4页浏览型号SNJ54AC564J的Datasheet PDF文件第5页浏览型号SNJ54AC564J的Datasheet PDF文件第6页浏览型号SNJ54AC564J的Datasheet PDF文件第7页 
ꢉ ꢅꢊꢄꢋ ꢌꢍꢊ ꢎꢏ ꢐ ꢐꢌ ꢑꢐ ꢍꢊꢒ ꢓꢑ ꢑꢐ ꢒꢐꢌ ꢔ ꢋꢓ ꢏ ꢍꢔ ꢋꢉ ꢏ  
SCAS551D− NOVEMBER 1995 − REVISED OCTOBER 2003  
SN54AC564 . . . J OR W PACKAGE  
SN74AC564 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
2-V to 6-V V  
Operation  
CC  
Inputs Accept Voltages to 6 V  
Max t of 9 ns at 5 V  
pd  
3-State Inverting Outputs Drive Bus Lines  
Directly  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
19 1Q  
1
2
3
4
5
6
7
8
9
10  
20  
18  
17  
16  
15  
14  
13  
12  
11  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
D
Full Parallel Access for Loading  
D
Flow-Through Architecture to Optimize  
PCB Layout  
description/ordering information  
The ’AC564 devices are octal D-type  
edge-triggered flip-flops that feature inverting  
3-state outputs designed specifically for driving  
highly capacitive or relatively low-impedance  
loads. They are particularly suitable for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
GND  
SN54AC564 . . . FK PACKAGE  
(TOP VIEW)  
On the positive transition of the clock (CLK) input,  
the Q outputs are set to the inverse logic levels set  
up at the data (D) inputs.  
3
2
1
20 19  
18  
3D  
4D  
5D  
6D  
7D  
2Q  
17 3Q  
4
5
6
7
8
16  
15  
14  
4Q  
5Q  
6Q  
A buffered output-enable (OE) input places the  
eight outputs in either a normal logic state (high or  
low logic levels) or the high-impedance state. In  
the high-impedance state, the outputs neither  
load nor drive the bus lines significantly. The  
high-impedance state and increased drive  
provide the capability to drive bus lines without  
interface or pullup components.  
9 10 11 12 13  
OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
Tube  
SN74AC564N  
SN74AC564N  
Tube  
SN74AC564DW  
SN74AC564DWR  
SN74AC564NSR  
SN74AC564DBR  
SN74AC564PW  
SN74AC564PWR  
SNJ54AC564J  
SOIC − DW  
AC564  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
AC564  
AC564  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
AC564  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54AC564J  
SNJ54AC564W  
SNJ54AC564FK  
Tube  
SNJ54AC564W  
SNJ54AC564FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢘ ꢁ ꢋꢐꢀꢀ ꢉ ꢊꢖ ꢐꢒꢕ ꢓꢀ ꢐ ꢁ ꢉꢊꢐꢌ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢏꢒ ꢉ ꢌ ꢘ ꢅꢊ ꢓꢉ ꢁ  
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SNJ54AC564J相关器件

型号 品牌 获取价格 描述 数据表
SNJ54AC564W TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERDE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54AC573FK TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54AC573J TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54AC573W TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SNJ54AC574FK TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54AC574J TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54AC574W TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54AC74FK TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54AC74J TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54AC74W TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET