5秒后页面跳转
SNJ54ABT823FK PDF预览

SNJ54ABT823FK

更新时间: 2024-11-28 11:07:59
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理逻辑集成电路触发器总线驱动器总线收发器
页数 文件大小 规格书
7页 112K
描述
具有三态输出的 9 位总线接口触发器 | FK | 28 | -55 to 125

SNJ54ABT823FK 技术参数

生命周期:Active零件包装代码:QLCC
包装说明:LCC-28针数:28
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.54
Is Samacsys:N其他特性:WITH CLEAR AND CLOCK ENABLE
控制类型:INDEPENDENT CONTROL计数方向:UNIDIRECTIONAL
系列:ABTJESD-30 代码:S-CQCC-N28
长度:11.43 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:125000000 Hz
最大I(ol):0.048 A位数:9
功能数量:1端口数量:2
端子数量:28最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装等效代码:LCC28,.45SQ
封装形状:SQUARE封装形式:CHIP CARRIER
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):38 mA
Prop。Delay @ Nom-Sup:8.1 ns传播延迟(tpd):7 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535
座面最大高度:2.03 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:11.43 mmBase Number Matches:1

SNJ54ABT823FK 数据手册

 浏览型号SNJ54ABT823FK的Datasheet PDF文件第2页浏览型号SNJ54ABT823FK的Datasheet PDF文件第3页浏览型号SNJ54ABT823FK的Datasheet PDF文件第4页浏览型号SNJ54ABT823FK的Datasheet PDF文件第5页浏览型号SNJ54ABT823FK的Datasheet PDF文件第6页浏览型号SNJ54ABT823FK的Datasheet PDF文件第7页 
SN54ABT823, SN74ABT823  
9-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCBS158E – JANUARY 1991 – REVISED MAY 1997  
SN54ABT823 . . . JT OR W PACKAGE  
SN74ABT823 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1
2
3
4
5
6
7
8
9
24  
V
CC  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 CLKEN  
13 CLK  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
Typical V  
(Output Ground Bounce) < 1 V  
OLP  
at V  
= 5 V, T = 25°C  
CC  
A
High-Impedance State During Power Up  
and Power Down  
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
9D 10  
CLR 11  
GND 12  
Buffered Control Inputs to Reduce  
dc Loading Effects  
Package Options Include Plastic  
Small-Outline (DW) and Shrink  
Small-Outline (DB) Packages, Ceramic Chip  
Carriers (FK) and Flatpacks (W), and  
Standard Plastic (NT) and Ceramic (JT)  
DIPs  
SN54ABT823 . . . FK PACKAGE  
(TOP VIEW)  
4
3
2
1
28 27 26  
25  
5
3D  
4D  
5D  
NC  
6D  
7D  
8D  
3Q  
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
description  
6
24  
23  
22  
21  
20  
19  
These 9-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing wider buffer  
registers, I/O ports, bidirectional bus drivers with  
parity, and working registers.  
7
8
9
10  
11  
12 13 14 15 16 17 18  
With the clock-enable (CLKEN) input low, the nine  
D-type edge-triggered flip-flops enter data on the  
low-to-high transitions of the clock. TakingCLKEN  
high disables the clock buffer, thus latching the  
outputs. Taking the clear (CLR) input low causes  
the nine Q outputs to go low, independently of the  
clock.  
NC – No internal connection  
A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high  
or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive  
thebuslinessignificantly. Thehigh-impedancestateandincreaseddriveprovidethecapabilitytodrivebuslines  
without need for interface or pullup components.  
When V  
is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 2.1 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
The SN54ABT823 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74ABT823 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SNJ54ABT823FK相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ABT8240FK TI

获取价格

ABT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, CQCC28
SNJ54ABT8240JT TI

获取价格

ABT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, CDIP24
SNJ54ABT8245FK TI

获取价格

SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SNJ54ABT8245FKR TI

获取价格

ABT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CQCC28, CERAMIC, LCC-28
SNJ54ABT8245JT TI

获取价格

SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SNJ54ABT827FK TI

获取价格

10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54ABT827JT TI

获取价格

10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54ABT827W TI

获取价格

10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54ABT8373JT TI

获取价格

ABT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24
SNJ54ABT8374JT TI

获取价格

ABT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CDIP24