5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SNJ54ABT125W
SNJ54ABT125W PDF预览

SNJ54ABT125W

更新时间： 2024-11-12 22:42:55
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
18页 637K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SNJ54ABT125W 技术参数

生命周期：Active零件包装代码：DFP
包装说明：DFP, FL14,.3针数：14
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：5.39控制类型：ENABLE LOW
计数方向：UNIDIRECTIONAL系列：ABT
JESD-30 代码：R-GDFP-F14长度：9.21 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.064 A位数：1
功能数量：4端口数量：2
端子数量：14最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DFP封装等效代码：FL14,.3
封装形状：RECTANGULAR封装形式：FLATPACK
包装方法：TUBE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：30 mA
Prop。Delay @ Nom-Sup：6.2 ns传播延迟（tpd）：6.2 ns
认证状态：Not Qualified筛选级别：MIL-PRF-38535
座面最大高度：2.03 mm子类别：Bus Driver/Transceiver
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：MILITARY
端子形式：FLAT端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：5.97 mmBase Number Matches：1

SNJ54ABT125W 数据手册

 浏览型号SNJ54ABT125W的Datasheet PDF文件第2页浏览型号SNJ54ABT125W的Datasheet PDF文件第3页浏览型号SNJ54ABT125W的Datasheet PDF文件第4页浏览型号SNJ54ABT125W的Datasheet PDF文件第5页浏览型号SNJ54ABT125W的Datasheet PDF文件第6页浏览型号SNJ54ABT125W的Datasheet PDF文件第7页 
SN54ABT125, SN74ABT125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002  
Typical V  
(Output Ground Bounce)  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
OLP  
<1 V at V  
= 5 V, T = 25°C  
CC  
A
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
High-Drive Outputs (–32-mA I , 64-mA I  
)
OH  
OL  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
SN54ABT125 . . . J OR W PACKAGE  
SN74ABT125 . . . D, DB, N, NS,  
OR PW PACKAGE  
SN74ABT125 . . . RGY PACKAGE  
(TOP VIEW)  
SN54ABT125 . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1
14  
3
2
1
20 19  
18 4A  
1Y  
NC  
4
5
6
7
8
13  
12  
11  
10  
9
2
3
4
5
6
1A  
1Y  
2OE  
2A  
4OE  
4A  
4Y  
3OE  
3A  
17  
16  
15  
14  
NC  
4Y  
4A  
4Y  
3OE  
3A  
3Y  
2OE  
NC  
NC  
3OE  
2A  
2Y  
9 10 11 12 13  
7
8
GND  
8
NC – No internal connection  
description/ordering information  
The ’ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is  
disabled when the associated output-enable (OE) input is high.  
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube  
SN74ABT125N  
SN74ABT125N  
QFN – RGY  
Tape and reel  
Tube  
SN74ABT125RGYR AB125  
SN74ABT125D  
ABT125  
SOIC – D  
–40°C to 85°C  
–55°C to 125°C  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74ABT125DR  
SOP – NS  
SSOP – DB  
TSSOP – PW  
CDIP – J  
SN74ABT125NSR  
SN74ABT125DBR  
SN74ABT125PWR  
SNJ54ABT125J  
ABT125  
AB125  
AB125  
SNJ54ABT125J  
SNJ54ABT125W  
SNJ54ABT125FK  
CFP – W  
Tube  
SNJ54ABT125W  
SNJ54ABT125FK  
LCCC – FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...18

中文翻译

下载PDF

SNJ54ABT125W 替代型号

型号 品牌 替代类型 描述 数据表
5962-9676801QDA TI

完全替代

 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SNJ54ABT125W相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ABT126FK TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SNJ54ABT126J TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SNJ54ABT162244WD TI

获取价格

 		16 BIT BUFFERS/DRIVERS WITH 3 STATE OUTPUS
SNJ54ABT162245WD TI

获取价格

 		16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54ABT162260WD ETC

获取价格

 		Bus Exchanger
SNJ54ABT16240AWD TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54ABT16244WD TI

获取价格

 		16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54ABT16244WDR TI

获取价格

 		ABT SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, CDFP48, 0.380 INCH, CERAMIC, DFP-48
SNJ54ABT16245AWD TI

获取价格

 		16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54ABT16245WD TI

获取价格

 		54ABT16245 16-Bit Transceiver with TRI-STATE Outputs

与SNJ54ABT125W相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证