Datasheet > 消费电路 > 其他商用集成电路> SN75LVDS88B

SN75LVDS88B

更新时间： 2024-02-16 06:01:48

品牌	Logo	应用领域
德州仪器 - TI		消费电路商用集成电路控制器
页数	文件大小	规格书
12页	152K
描述
TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN75LVDS88B 技术参数

是否无铅：	含铅	生命周期：	Active
零件包装代码：	QFP	包装说明：	POWER, PLASTIC, TQFP-100
针数：	100	Reach Compliance Code：	unknown
风险等级：	5.64	JESD-30 代码：	S-PQFP-G100
JESD-609代码：	e0	长度：	14 mm
湿度敏感等级：	NOT SPECIFIED	端子数量：	100
封装主体材料：	PLASTIC/EPOXY	封装代码：	HTFQFP
封装形状：	SQUARE	封装形式：	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	NOT SPECIFIED	认证状态：	COMMERCIAL
座面最大高度：	1.2 mm	最大供电电压：	3.6 V
最小供电电压：	3 V	标称供电电压：	3.3 V
表面贴装：	YES	技术：	CMOS
端子面层：	TIN LEAD	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	14 mm
uPs/uCs/外围集成电路类型：	MICROPROCESSOR CIRCUIT	Base Number Matches：	1

SN75LVDS88B 数据手册

SN75LVDS88B

TFT LCD PANEL TIMING CONTROLLER

WITH LVDS INTERFACE

SLLS407 – FEBRUARY 2000

Flatlink Interface Utilizes Low Power

Differential Signalling(LVDS)

Low Voltage CMOS 3.3 V Technology

65 MHz Phase-Lock Input

Suitable for Notebook Application

XGA Resolution

100-pin TQFP Package for Compact LCD

Module

Six Bit System Interface

Tolerates 4 kV HBM ESD for LVDS Pins and

2 kV HBM for Others

Support Mainstream Data and Gate Drivers

Optional Configurable Pins

Improved Jitter Tolerance

description

The SN75LVDS88B(LVDS panel timing controller) integrates a Flatlink signal interface with a TFT LCD timing

controller. It resides in the LCD panel and provides interface between the graphic controller and a TFT LCD

panel.

The SN75LVDS88B accepts host data through 3 pairs of inputs (18-bits) making up the LVDS bus, which is a

low-EMI high-throughput interface. SN75LVDS88B then reformats the received image data into a specific data

format and synchronous timing suitable for driving LCD panel column and row drivers. This device supports

XGA resolution.

The SN75LVDS88B is easily configured by several selection terminals and is equipped with default timing

specifications to support mainstream gate and source drivers on the market.

block diagram

Data Alignment

Source

Data

Format

SYNC

Flatlink

(18-bit)

Timing

Signal

CTRL

Generator

Interface

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Flatlink is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...12

中文翻译

下载PDF

与SN75LVDS88B相关器件

型号	品牌	获取价格	描述	数据表
SN75LVDS88BPFD	TI	获取价格	TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE
SN75LVDS88BRDD	ROCHESTER	获取价格	SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100, POWER, PLASTIC, QFP-100
SN75LVDS88BRDD	TI	获取价格	SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100, POWER, PLASTIC, QFP-100
SN75LVDS88BTQFP	TI	获取价格	TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE
SN75LVDS88PFD	ROCHESTER	获取价格	SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100, POWER, PLASTIC, TQFP-100
SN75LVDS88TQFP	TI	获取价格	TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE
SN75LVDS9637	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS9637D	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS9637DG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS9637DGK	TI	获取价格	DUAL LINE RECEIVER, PDSO8, PLASTIC, SO-8

与SN75LVDS88B相关文章

RF5110数据手册详解：3V GSM射频功率放大器的深度分析
2024-07-12

8
REF1004-1.2手册详解：引脚信息、产品描述、参数分析
2024-07-12

7
晶闸管的静态特性与伏安特性详解
2024-07-11

12
贴片电容的工作原理与参数识别
2024-07-11

16

产品中心

服务支持

精选活动

关于我们

帮助中心

SN75LVDS88B

SN75LVDS88B 技术参数

SN75LVDS88B 数据手册

与SN75LVDS88B相关器件

与SN75LVDS88B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN75LVDS88B

SN75LVDS88B 技术参数

SN75LVDS88B 数据手册

与SN75LVDS88B相关器件

与SN75LVDS88B相关文章

您还可以找

您在本页遇到什么问题？