5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SN75LVDS85DGG
SN75LVDS85DGG PDF预览

SN75LVDS85DGG

更新时间： 2024-11-19 22:40:39
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
14页 196K
描述
FLATLINKE TRANSMITTERS

阅读下载

中文翻译

获取价格

SN75LVDS85DGG 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：TSSOP, TSSOP48,.3,20针数：48
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：5.63差分输出：YES
驱动器位数：4输入特性：STANDARD
接口集成电路类型：LINE DRIVER接口标准：EIA-644
JESD-30 代码：R-PDSO-G48长度：12.5 mm
功能数量：1端子数量：48
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V认证状态：Not Qualified
最大接收延迟：座面最大高度：1.2 mm
子类别：Line Driver or Receivers最大压摆率：100 mA
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.1 mmBase Number Matches：1

SN75LVDS85DGG 数据手册

 浏览型号SN75LVDS85DGG的Datasheet PDF文件第2页浏览型号SN75LVDS85DGG的Datasheet PDF文件第3页浏览型号SN75LVDS85DGG的Datasheet PDF文件第4页浏览型号SN75LVDS85DGG的Datasheet PDF文件第5页浏览型号SN75LVDS85DGG的Datasheet PDF文件第6页浏览型号SN75LVDS85DGG的Datasheet PDF文件第7页 
SN75LVDS84, SN75LVDS85  
FLATLINK TRANSMITTERS  
SLLS270C – MARCH 1997 – REVISED NOVEMBER 1999  
DGG PACKAGE  
(TOP VIEW)  
21:3 Data Channel Compression at up to  
163 Million Bytes per Second Throughput  
Suited for SVGA, XGA, or SXGA Data  
Transmission From Controller to Display  
With Very Low EMI  
D4  
D3  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
V
D2  
2
CC  
D5  
GND  
D1  
3
21 Data Channels Plus Clock In  
Low-Voltage TTL and 3 Data Channels Plus  
Clock Out Low-Voltage Differential  
D6  
4
GND  
D7  
D0  
5
NC  
6
Operates From a Single 3.3-V Supply and  
250 mW (Typ)  
D8  
LVDSGND  
Y0M  
Y0P  
Y1M  
Y1P  
7
V
8
CC  
D9  
D10  
9
5-V Tolerant Data Inputs  
10  
11  
ESD Protection Exceeds 6 kV  
GND  
SN75LVDS84 Has Falling Clock-Edge  
Triggered Inputs, SN75LVDS85 Has Rising  
Clock-Edge-Triggered Inputs  
D11 12  
D12 13  
NC 14  
37 LVDSV  
CC  
36 LVDSGND  
35 Y2M  
Packaged in Thin Shrink Small-Outline  
Package (TSSOP) With 20-Mil Terminal  
Pitch  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
D13  
D14  
GND  
D15  
D16  
D17  
Y2P  
CLKOUTM  
CLKOUTP  
LVDSGND  
PLLGND  
Consumes Less Than 1 mW When Disabled  
Wide Phase-Lock Input Frequency Range:  
31 MHz to 68 MHz  
PLLV  
CC  
V
PLLGND  
SHTDN  
CLKIN  
D20  
No External Components Required for PLL  
CC  
D18  
D19  
Outputs Meet or Exceed the Requirements  
of ANSI EIA/TIA-644 Standard  
GND  
Improved Replacement for the DS90C561  
NC – Not Connected  
description  
The SN75LVDS84 and SN75LVDS85 FlatLink transmitters each contain three 7-bit parallel-load serial-out shift  
registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single  
integrated circuit. These functions allow 21 bits of single-ended low-voltage TTL (LVTTL) data to be  
synchronously transmitted over three balanced-pair conductors for receipt by a compatible receiver, such as  
the SN75LVDS82 or SN75LVDS86.  
When transmitting, data bits D0 – D20 are each loaded into registers of the SN75LVDS84 upon the falling edge  
and into the registers of the SN75LVDS85 on the rising edge of the input clock signal (CLKIN). The frequency  
of CLKIN is multiplied seven times and then used to unload the data registers in 7-bit slices and serially. The  
threeserialstreamsandaphase-lockedclock(CLKOUT)arethenoutputtoLVDSoutputdrivers. Thefrequency  
of CLKOUT is the same as the input clock, CLKIN.  
†
AVAILABLE OPTIONS  
LATCHING CLOCK EDGE  
FALLING  
RISING  
SN75LVDS84DGG  
SN75LVDS84DGGR  
SN75LVDS85DGG  
SN75LVDS85DGGR  
†
The R suffix indicates taped and reeled packaging.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
FlatLink is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

与SN75LVDS85DGG相关器件

型号 品牌 获取价格 描述 数据表
SN75LVDS85DGGR TI

获取价格

 		FlatLink(TM) Transmitter 48-TSSOP
SN75LVDS86 TI

获取价格

 		FLATLINKE RECEIVER
SN75LVDS86A TI

获取价格

 		FLATLINKE RECEIVER
SN75LVDS86ADGG TI

获取价格

 		FLATLINKE RECEIVER
SN75LVDS86ADGGG4 TI

获取价格

 		FLATLINK RECEIVER
SN75LVDS86ADGGR TI

获取价格

 		FLATLINK RECEIVER
SN75LVDS86ADGGRG4 TI

获取价格

 		FLATLINK RECEIVER
SN75LVDS86AQ TI

获取价格

 		FLATLINK RECEIVER
SN75LVDS86DGG TI

获取价格

 		FLATLINKE RECEIVER
SN75LVDS86DGGR TI

获取价格

 		FlatLink(TM) Receiver 48-TSSOP

与SN75LVDS85DGG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证