5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN75LVDS388
SN75LVDS388 PDF预览

SN75LVDS388

更新时间： 2024-11-19 22:53:31
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
15页 207K
描述
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

阅读下载

中文翻译

获取价格

SN75LVDS388 数据手册

 浏览型号SN75LVDS388的Datasheet PDF文件第2页浏览型号SN75LVDS388的Datasheet PDF文件第3页浏览型号SN75LVDS388的Datasheet PDF文件第4页浏览型号SN75LVDS388的Datasheet PDF文件第5页浏览型号SN75LVDS388的Datasheet PDF文件第6页浏览型号SN75LVDS388的Datasheet PDF文件第7页 
SN65LVDS386, SN65LVDT386, SN75LVDS386, SN75LVDT386  
SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388  
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS  
SLLS394A – SEPTEMBER 1999 – REVISED DECEMBER 1999  
SN65LVDS388, SN75LVDS388  
SN65LVDT388, SN75LVDT388  
DBT PACKAGE  
SN65LVDS386, SN75LVDS386  
SN65LVDT386, SN75LVDT386  
DGG PACKAGE  
Eight (‘388) or Sixteen (‘386) Line Receivers  
Meet or Exceed the Requirements of ANSI  
TIA/EIA-644 Standard  
(TOP VIEW)  
(TOP VIEW)  
Integrated 110-Ω Line Termination  
Resistors on LVDT Products  
1
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
A1A  
A1B  
A2A  
A2B  
NC  
B1A  
B1B  
B2A  
B2B  
NC  
C1A  
C1B  
C2A  
C2B  
NC  
D1A  
D1B  
D2A  
D2B  
GND  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
A1A  
A1B  
A2A  
A2B  
A3A  
A3B  
A4A  
A4B  
B1A  
B1B  
B2A  
B2B  
B3A  
B3B  
B4A  
B4B  
C1A  
C1B  
C2A  
C2B  
C3A  
C3B  
C4A  
C4B  
D1A  
D1B  
D2A  
D2B  
D3A  
D3B  
D4A  
D4B  
GND  
†
Designed for Signaling Rates Up To  
630 Mbps  
2
V
2
V
CC  
CC  
3
ENA  
A1Y  
A2Y  
ENB  
B1Y  
B2Y  
GND  
3
V
CC  
4
SN65 Version’s Bus-Terminal ESD Exceeds  
15 kV  
4
GND  
ENA  
A1Y  
A2Y  
A3Y  
A4Y  
ENB  
B1Y  
B2Y  
B3Y  
B4Y  
GND  
5
5
6
6
Operates From a Single 3.3-V Supply  
7
7
Typical Propagation Delay Time of 2.6 ns  
8
8
Output Skew 100 ps (Typ)  
Part-To-Part Skew is Less Than 1 ns  
9
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
V
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
CC  
LVTTL Levels are 5-V Tolerant  
Open-Circuit Fail Safe  
GND  
C1Y  
C2Y  
ENC  
D1Y  
D2Y  
END  
Flow-Through Pin Out  
Packaged in Thin Shrink Small-Outline  
Package With 20-mil Terminal Pitch  
V
V
CC  
CC  
description  
V
CC  
GND  
C1Y  
C2Y  
C3Y  
C4Y  
ENC  
D1Y  
D2Y  
D3Y  
D4Y  
END  
GND  
GND  
The ‘LVDS388 and ‘LVDT388 (T designates  
integrated termination) are eight and the  
‘LVDS386 and ‘LVDT386 sixteen differential line  
receivers respectively that implement the electri-  
cal characteristics of low-voltage differential  
signaling (LVDS). This signaling technique lowers  
the output voltage levels of 5-V differential  
standard levels (such as EIA/TIA-422B) to reduce  
the power, increase the switching speeds, and  
allow operation with a 3-V supply rail. Any of the  
eight or sixteen differential receivers will provide  
a valid logical output state with a ±100 mV  
differential input voltage within the input common-  
mode voltage range. The input common-mode  
voltage range allows 1 V of ground potential  
difference between two LVDS nodes. Additionally,  
the high-speed switching of LVDS signals almost  
always require the use of a line impedance  
matching resistor at the receiving end of the cable  
or transmission media. The LVDT products  
eliminate this external resistor by integrating it  
with the receiver.  
V
V
CC  
CC  
GND  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
†
Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN75LVDS388相关器件

型号 品牌 获取价格 描述 数据表
SN75LVDS388A TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388ADBT TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388ADBTG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388ADBTR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388ADBTRG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388DBT TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388DBT ROCHESTER

获取价格

 		OCTAL LINE RECEIVER, PDSO38, 0.50 MM PITCH, GREEN, PLASTIC, TSSOP-38
SN75LVDS388DBTR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN75LVDS388DBTRG4 TI

获取价格

 		OCTAL LINE RECEIVER, PDSO38, 0.50 MM PITCH, GREEN, PLASTIC, TSSOP-38
SN75LVDS389 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE DRIVERS

与SN75LVDS388相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证