5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SN75LVDM976DGGR
SN75LVDM976DGGR PDF预览

SN75LVDM976DGGR

更新时间： 2024-11-22 22:16:11
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
28页 426K
描述
9-CHANNEL DUAL-MODE TRANSCEIVERS

阅读下载

中文翻译

获取价格

SN75LVDM976DGGR 技术参数

是否无铅：含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP56,.3,20针数：56
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.81
Is Samacsys：N其他特性：SUPPORTS SINGLE-ENDED AND LOW-VOLTAGE DIFFERENTIAL SCSI
差分输出：YES驱动器位数：9
高电平输入电流最大值：0.00005 A输入特性：DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型：LINE TRANSCEIVER接口标准：X3.277; SCSI-2; SCSI-3
JESD-30 代码：R-PDSO-G56JESD-609代码：e4
长度：14 mm湿度敏感等级：2
功能数量：9端子数量：56
最高工作温度：70 °C最低工作温度：
最小输出摆幅：0.9 V最大输出低电流：0.002 A
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP56,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度（摄氏度）：260
电源：5 V认证状态：Not Qualified
最大接收延迟：10 ns接收器位数：9
座面最大高度：1.2 mm子类别：Line Driver or Receivers
最大压摆率：26 mA最大供电电压：5.25 V
最小供电电压：4.75 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
最大传输延迟：8.8 ns宽度：6.1 mm
Base Number Matches：1

SN75LVDM976DGGR 数据手册

 浏览型号SN75LVDM976DGGR的Datasheet PDF文件第2页浏览型号SN75LVDM976DGGR的Datasheet PDF文件第3页浏览型号SN75LVDM976DGGR的Datasheet PDF文件第4页浏览型号SN75LVDM976DGGR的Datasheet PDF文件第5页浏览型号SN75LVDM976DGGR的Datasheet PDF文件第6页浏览型号SN75LVDM976DGGR的Datasheet PDF文件第7页 
SN75LVDM976, SN75LVDM977  
9-CHANNEL DUAL-MODE TRANSCEIVERS  
SLLS292B – APRIL 1998 – REVISED JANUARY 2000  
DGG PACKAGE  
(TOP VIEW)  
9 Channels for the Data and Control Paths  
of the Small Computer Systems Interface  
(SCSI)  
INV/NON  
GND  
CDE2  
CDE1  
CDE0  
9B+  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
Supports Single-Ended and Low-Voltage  
Differential (LVD) SCSI  
2
GND  
3
CMOS Input Levels (’LVDM976) or TTL  
Input Levels (’LVDM977) Available  
1A  
4
1DE/RE  
2A  
9B–  
5
Includes DIFFSENS Comparators on CDE0  
8B+  
6
2DE/RE  
3A  
8B–  
7
Single-Ended Receivers Include Noise  
Pulse Rejection Circuitry  
7B+  
8
3DE/RE  
4A  
7B–  
9
Packaged in Thin Shrink Small-Outline  
Package With 20-Mil Terminal Pitch  
6B+  
10  
11  
12  
4DE/RE  
6B–  
Low Disabled Supply Current 7 mA  
Maximum  
V
V
CC  
CC  
GND 13  
44 GND  
Power-Up/Down Glitch Protection  
GND 14  
43 GND  
Bus is High-Impedance With V  
= 1.5 V  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
GND  
GND  
GND  
GND  
GND  
GND  
CC  
Pin-Compatible With the SN75976ADGG  
High-Voltage Differential Transceiver  
V
V
CC  
5A  
CC  
description  
5B+  
5B–  
4B+  
4B–  
3B+  
3B–  
2B+  
2B–  
1B+  
1B–  
5DE/RE  
6A  
The SN75LVDM976 and SN75LVDM977 have  
nine transceivers for transmitting or receiving the  
signals to or from a SCSI data bus. They offer  
electrical compatibility to both the single-ended  
signaling of X3.277:1996–SCSI–3 Parallel Inter-  
face (Fast–20) and the new low-voltage differen-  
tial signaling method of proposed standard  
1142–D SCSI Parallel Interface – 2 (SPI–2).  
6DE/RE  
7A  
7DE/RE  
8A  
8DE/RE  
9A  
9DE/RE  
The differential drivers are nonsymmetrical. The  
SCSI bus uses a dc bias on the line to allow  
terminated fail safe and wired-OR signaling. This bias can be as high as 125 mV and induces a difference in  
the high-to-low and low-to-high transition times of a symmetrical driver. In order to reduce pulse skew, an LVD  
SCSI driver’s output characteristics become nonsymmetrical. In other words, there is more assertion current  
than negation current to or from the driver. This allows the actual differential signal voltage on the bus to be  
symmetrical about 0 V. Even though the driver output characteristics are nonsymmetrical, the design of the  
’LVDM976 drivers maintains balanced signaling. Balanced means that the current that flows in each signal line  
is nearly equal but opposite in direction and is one of the keys to the low-noise performance of a differential bus.  
AVAILABLE OPTIONS  
PACKAGE  
TSSOP  
(DGG)  
TSSOP  
(DGG)  
T
A
CMOS INPUT LEVELS  
TTL INPUTS LEVELS  
SN75LVDM976DGG  
SN75LVDM976DGGR  
SN75LVDM977DGG  
SN75LVDM977DGGR  
0°C to 70°C  
†
†
†
The R suffix designates a taped and reeled package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...28

中文翻译

下载PDF

SN75LVDM976DGGR 替代型号

型号 品牌 替代类型 描述 数据表
SN75976A1DGGR TI

完全替代

 9-CHANNEL DIFFERENTIAL TRANSCEIVER
SN75LVDM976DGG TI

完全替代

 9-CHANNEL DUAL-MODE TRANSCEIVERS

与SN75LVDM976DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN75LVDM976DGGRG4 TI

获取价格

 		9 LINE TRANSCEIVER, PDSO56, 0.50 MM PITCH, GREEN, PLASTIC, TSSOP-56
SN75LVDM976DLG4 TI

获取价格

 		9 LINE TRANSCEIVER, PDSO56, GREEN, PLASTIC, SSOP-56
SN75LVDM976DLR TI

获取价格

 		暂无描述
SN75LVDM976DLRG4 TI

获取价格

 		9 LINE TRANSCEIVER, PDSO56, GREEN, PLASTIC, SSOP-56
SN75LVDM977 TI

获取价格

 		9-CHANNEL DUAL-MODE TRANSCEIVERS
SN75LVDM977CDGGR TI

获取价格

 		9 LINE TRANSCEIVER, PDSO56
SN75LVDM977CDLR TI

获取价格

 		9 LINE TRANSCEIVER, PDSO56
SN75LVDM977DGG TI

获取价格

 		9-CHANNEL DUAL-MODE TRANSCEIVERS
SN75LVDM977DGGG4 TI

获取价格

 		9-Channel LVD-SCSI Transceiver 56-TSSOP 0 to 70
SN75LVDM977DGGR TI

获取价格

 		9-CHANNEL DUAL-MODE TRANSCEIVERS

与SN75LVDM976DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证