5秒后页面跳转
SN751518FT PDF预览

SN751518FT

更新时间: 2024-11-25 04:51:03
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 显示驱动器
页数 文件大小 规格书
19页 287K
描述
DC PLASMA DISPLAY DRIVERS

SN751518FT 数据手册

 浏览型号SN751518FT的Datasheet PDF文件第2页浏览型号SN751518FT的Datasheet PDF文件第3页浏览型号SN751518FT的Datasheet PDF文件第4页浏览型号SN751518FT的Datasheet PDF文件第5页浏览型号SN751518FT的Datasheet PDF文件第6页浏览型号SN751518FT的Datasheet PDF文件第7页 
SN751508, SN751518  
DC PLASMA DISPLAY DRIVERS  
SLDS035 – JANUARY 1987 – REVISED NOVEMBER 1989  
SN751508 . . . FT PACKAGE  
(TOP VIEW)  
Each Device Drives 32 Lines  
–120-V PNP Open-Collector Parallel  
Outputs  
Q32  
Q31  
Q30  
Q29  
Q28  
Q27  
Q26  
Q25  
Q24  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
1
2
3
4
5
6
7
8
9
48  
47  
46  
45  
44  
43  
42  
41  
40  
High-Speed Serially Shifted Data Inputs  
CMOS-Compatible Inputs  
Strobe and Sustain Inputs Provided  
Serial Data Output for Cascade Operation  
description  
Q9  
The SN751508 and SN751518 are monolithic  
integrated circuits designed to drive the data lines  
of a dc plasma panel display. The SN751518 pin  
sequence is reversed from the SN751508 for  
ease in printed-circuit-board layout.  
Q23 10 39  
Q10  
Q11  
Q12  
Q13  
Q14  
Q15  
Q16  
GND  
SUSTAIN  
NC  
LATCH ENABLE  
NC  
11 38  
12 37  
13 36  
14 35  
15 34  
16 33  
17 32  
18 31  
19 30  
20 29  
21 28  
22 27  
23 26  
24 25  
Q22  
Q21  
Q20  
Q19  
Q18  
Q17  
GND  
NC  
Each device consists of two 16-bit shift registers,  
32 latches, 32 OR gates, and 32 pnp open-  
collector output AND gates. Typically, a 32-bit  
data string is split into two 16-bit data strings  
externallyandthenenteredinparallelintotheshift  
registers on the high-to-low transition of the clock  
signal. A high LATCH ENABLE transfers the data  
fromtheshiftregisterstotheinputsof32ORgates  
through the latches. Data present in the latch  
during the high-to-low transition of LATCH  
ENABLE is stored. When STROBE is high, the  
latch is masked and a high is placed on the data  
input of the output AND gates. When STROBE is  
low and SUSTAIN is high, data from the latches is  
reflected at the outputs. When low, SUSTAIN  
forces all outputs to their off state. Drivers can be  
cascaded via the serial data outputs of the static  
shift registers. These outputs are not affected by  
LATCH ENABLE, STROBE, or SUSTAIN.  
STROBE  
NC  
CLOCK  
V
V
CC  
CC  
SERIAL OUT2  
SERIAL OUT1  
DATA IN2  
DATA IN1  
SN751518 . . . FT PACKAGE  
(TOP VIEW)  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
Q8  
Q9  
Q32  
Q31  
Q30  
Q29  
Q28  
Q27  
Q26  
Q25  
1
2
3
4
5
6
7
8
9
48  
47  
46  
45  
44  
43  
42  
41  
The SN751508 and the SN751518 are  
characterized from 0°C to 70°C.  
40 Q24  
39 Q23  
Q10 10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
Q11  
Q12  
Q13  
Q14  
Q15  
Q16  
GND  
Q22  
Q21  
Q20  
Q19  
Q18  
Q17  
GND  
NC  
STROBE  
NC  
SUSTAIN  
NC  
LATCH ENABLE  
NC  
CLOCK  
V
V
CC  
CC  
DATA IN2  
DATA IN1  
SERIAL OUT2  
SERIAL OUT1  
NC – No internal connection  
Copyright 1989, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN751518FT相关器件

型号 品牌 获取价格 描述 数据表
SN75151DW TI

获取价格

QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS
SN75151DW-00 TI

获取价格

LINE DRIVER, PDSO20
SN75151J-00 TI

获取价格

LINE DRIVER, CDIP20
SN75151N TI

获取价格

QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS
SN75151N-00 TI

获取价格

LINE DRIVER, PDIP20
SN75151N-10 TI

获取价格

LINE DRIVER, PDIP20
SN75151N3 TI

获取价格

SN75151N3
SN75152 TI

获取价格

DUAL LINE RECEIVERS
SN75152D TI

获取价格

IC,LINE RECEIVER,DUAL,BIPOLAR,DIFFERENTIAL,SOP,16PIN,PLASTIC
SN75152J TI

获取价格

IC,LINE RECEIVER,DUAL,BIPOLAR,DIFFERENTIAL,DIP,16PIN,CERAMIC