ꢀꢁ ꢂꢃ ꢄ ꢃ ꢅ ꢆ ꢇ ꢀ ꢁꢂ ꢃꢄ ꢃꢄ ꢆ
ꢈꢉ ꢊꢋ ꢌꢀ ꢍꢌ ꢈꢎ ꢀꢊꢋ ꢌꢏ ꢈ ꢐꢎ ꢑ ꢒꢐ ꢀ
SLDS034 − DECEMBER 1986 − REVISED JULY 1889
SN751506 . . . FT PACKAGE
(TOP VIEW)
D
D
D
D
D
D
D
Each Device Drives 32 Lines
180-V Open-Drain Parallel Outputs
220-mA Parallel Output Sink Current
Capability
Q32
Q31
Q30
Q29
Q28
Q27
Q26
Q25
Q24
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
1
2
3
4
5
6
7
8
9
48
47
46
45
44
43
42
41
40
CMOS-Compatible Inputs
Strobe Input Provided
Serial Data Output for Cascade Operation
Inputs Have Built-In Electrostatic Discharge
Protection
Q9
Q23 10 39
Q10
Q11
Q12
Q13
Q14
Q15
Q16
NC
GND
NC
STROBE
NC
description
11 38
12 37
13 36
14 35
15 34
16 33
17 32
18 31
19 30
20 29
21 28
22 27
23 26
24 25
Q22
Q21
Q20
Q19
Q18
Q17
NC
GND
NC
NC
The SN751506 and the SN751516 are monolithic
integrated circuits designed to drive the scan lines
of a dc plasma panel display. The SN751516 pin
sequence is reversed from the SN751506 for
ease in printed-circuit-board layout.
Each device consists of a 32-bit shift register and
32 OR gates. Serial data is entered into the shift
register on the high-to-low transition of the clock
input. When STROBE is low, all Q outputs are in
the off state. Outputs are open-drain JFET
transistors with a breakdown voltage in excess of
180 V. The outputs have a 220-mA sink current
capability in the on state. Only one Q output
should be allowed to be in the on state at a time.
CLOCK
V
V
CC
CC
NC
NC
DATA IN
SERIAL OUT
SN751516 . . . FT PACKAGE
(TOP VIEW)
SERIAL OUT from the shift register can be used
to cascade shift registers. This output is not
affected by the STROBE input. All inputs are
CMOS compatible with ESD protection built in.
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q32
Q31
Q30
Q29
Q28
Q27
Q26
Q25
1
2
3
4
5
6
7
8
9
48
47
46
45
44
43
42
41
The SN751506 and SN751516 are characterized
for operation from 0°C to 70°C.
40 Q24
39 Q23
Q10 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
38
37
36
35
34
33
32
31
30
29
28
27
26
25
Q11
Q12
Q13
Q14
Q15
Q22
Q21
Q20
Q19
Q18
Q17
NC
GND
NC
NC
Q16
NC
GND
NC
STROBE
NC
CLOCK
V
V
CC
CC
NC
DATA IN
NC
SERIAL OUT
NC − No internal connection
ꢊ
ꢊ
ꢐ
ꢓ
ꢥ
ꢈ
ꢠ
ꢔ
ꢉ
ꢞ
ꢕ
ꢟ
ꢎ
ꢙ
ꢓ
ꢗ
ꢁ
ꢘ
ꢈ
ꢌ
ꢕ
ꢌ
ꢖ
ꢗ
ꢡ
ꢘ
ꢙ
ꢟ
ꢚ
ꢛ
ꢜ
ꢜ
ꢝ
ꢝ
ꢖ
ꢖ
ꢙ
ꢙ
ꢗ
ꢗ
ꢖ
ꢞ
ꢞ
ꢢ
ꢟ
ꢠ
ꢚ
ꢚ
ꢡ
ꢡ
ꢗ
ꢝ
ꢜ
ꢛ
ꢞ
ꢞ
ꢙ
ꢘ
ꢢ
ꢕꢡ
ꢠ
ꢣ
ꢞ
ꢤ
ꢖ
ꢟ
ꢜ
ꢞ
ꢝ
ꢖ
ꢝ
ꢙ
ꢚ
ꢗ
ꢠ
ꢥ
ꢜ
ꢗ
ꢝ
ꢝ
ꢡ
ꢞ
ꢦ
Copyright 1989, Texas Instruments Incorporated
ꢚ
ꢙ
ꢟ
ꢝ
ꢙ
ꢚ
ꢛ
ꢝ
ꢙ
ꢞ
ꢢ
ꢖ
ꢘ
ꢖ
ꢟ
ꢡ
ꢚ
ꢝ
ꢧ
ꢝ
ꢡ
ꢚ
ꢙ
ꢘ
ꢨ
ꢜ
ꢎ
ꢗ
ꢛ
ꢡ
ꢞ
ꢝ
ꢜ
ꢗ
ꢥ
ꢜ
ꢚ
ꢥ
ꢩ
ꢜ
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ
ꢚ
ꢚ
ꢜ
ꢗ
ꢝ
ꢪ
ꢦ
ꢊ
ꢚ
ꢙ
ꢥ
ꢠ
ꢟ
ꢝ
ꢖ
ꢙ
ꢗ
ꢢ
ꢚ
ꢙ
ꢟ
ꢡ
ꢞ
ꢞ
ꢖ
ꢗ
ꢫ
ꢥ
ꢙ
ꢡ
ꢞ
ꢗ
ꢙ
ꢝ
ꢗ
ꢡ
ꢟ
ꢡ
ꢞ
ꢞ
ꢜ
ꢚ
ꢖ
ꢤ
ꢪ
ꢖ
ꢗ
ꢟ
ꢤ
ꢠ
ꢥ
ꢡ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443