ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢂ
ꢃ
ꢈ
ꢉ
ꢀ
ꢁ
ꢊ
ꢃ
ꢋ ꢌꢋ ꢍꢅ ꢎꢏꢆ ꢐ ꢑꢆꢎꢄ ꢏꢒꢓ ꢓ ꢔꢕꢀ ꢖ ꢗꢕ ꢘ ꢅꢔ ꢕ
ꢄ
ꢅ
ꢆ
ꢇ
ꢂ
ꢃ
ꢈ
ꢀ
ꢀ
ꢙ
ꢘ
ꢆ
ꢇ
ꢋ
ꢍ
ꢀ
ꢆ
ꢎ
ꢆ
ꢔ
ꢐ
ꢒ
ꢆ
ꢚ
ꢒ
ꢆ
SCBS682G − MARCH 1997 − REVISED OCTOBER 2003
SN54LVTH541 . . . J OR W PACKAGE
SN74LVTH541 . . . DB, DW, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
D
Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V V
)
CC
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
A
OE1
A1
A2
A3
A4
A5
A6
A7
A8
V
CC
OE2
Y1
1
2
3
4
5
6
7
8
9
20
19
18
Support Unregulated Battery Operation
Down to 2.7 V
17 Y2
16 Y3
15 Y4
14 Y5
13 Y6
12 Y7
11 Y8
I
and Power-Up 3-State Support Hot
off
Insertion
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
GND 10
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
SN54LVTH541 . . . FK PACKAGE
(TOP VIEW)
description/ordering information
3
2
1 20 19
18
These octal buffers/drivers are designed
Y1
Y2
Y3
Y4
Y5
A3
A4
A5
A6
A7
4
5
6
7
8
specifically for low-voltage (3.3-V) V
operation,
CC
17
16
15
14
but with the capability to provide a TTL interface
to a 5-V system environment.
The ’LVTH541 devices are ideal for driving bus
lines or buffer-memory address registers. These
devices feature inputs and outputs on opposite
sides of the package that facilitate printed circuit
board layout.
9 10 11 12 13
The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2)
input is high, all outputs are in the high-impedance state.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74LVTH541DW
SN74LVTH541DWR
SN74LVTH541NSR
SN74LVTH541DBR
SN74LVTH541PW
SN74LVTH541PWR
SNJ54LVTH541J
SOIC − DW
LVTH541
Tape and reel
Tape and reel
Tape and reel
Tube
SOP − NS
LVTH541
LXH541
−40°C to 85°C
SSOP − DB
TSSOP − PW
LXH541
Tape and reel
Tube
CDIP − J
CFP − W
LCCC - FK
SNJ54LVTH541J
SNJ54LVTH541W
SNJ54LVTH541FK
−55°C to 125°C
Tube
SNJ54LVTH541W
SNJ54LVTH541FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
ꢒ ꢁ ꢄꢔꢀꢀ ꢐ ꢆꢇ ꢔꢕꢙ ꢘꢀ ꢔ ꢁ ꢐꢆꢔꢗ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢚꢕ ꢐ ꢗ ꢒ ꢑꢆ ꢘꢐ ꢁ
ꢛ
ꢗ
ꢎ
ꢆ
ꢎ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢌ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨꢣ
ꢞ
ꢠ
ꢧ
ꢆꢤꢬ
ꢦ
ꢞ
ꢘ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤꢥ
ꢛ
ꢞ
ꢞꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢭ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢮ
ꢌ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢌ
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢯ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢮ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢯ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265