5秒后页面跳转
SN74LVTH373PWLE PDF预览

SN74LVTH373PWLE

更新时间: 2024-11-18 05:24:47
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
19页 472K
描述
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74LVTH373PWLE 数据手册

 浏览型号SN74LVTH373PWLE的Datasheet PDF文件第2页浏览型号SN74LVTH373PWLE的Datasheet PDF文件第3页浏览型号SN74LVTH373PWLE的Datasheet PDF文件第4页浏览型号SN74LVTH373PWLE的Datasheet PDF文件第5页浏览型号SN74LVTH373PWLE的Datasheet PDF文件第6页浏览型号SN74LVTH373PWLE的Datasheet PDF文件第7页 
SN74LV245AT  
OCTAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCLS605BDECEMBER 2004REVISED AUGUST 2005  
FEATURES  
Inputs Are TTL-Voltage Compatible  
4.5-V to 5.5-V VCC Operation  
Typical tpd of 3.5 ns at 5 V  
Ioff Supports Partial-Power-Down Mode  
Operation  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 5 V, TA = 25°C  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
Typical VOHV (Output VOH Undershoot) >2.3 V  
at VCC = 5 V, TA = 25°C  
– 1000-V Charged-Device Model (C101)  
xxxxxxx  
Supports Mixed-Mode Voltage Operation on  
All Ports  
DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
RGY PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
DIR  
A1  
A2  
V
CC  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
1
20  
19  
18  
17  
16  
15  
14  
13  
12  
2
3
4
5
6
7
8
9
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
A3  
A4  
A5  
A6  
A7  
A8  
GND  
10  
11  
DESCRIPTION/ORDERING INFORMATION  
This octal bus transceiver is designed for asynchronous two-way communication between data buses. The  
control-function implementation minimizes external timing requirements.  
The SN74LV245AT allows data transmission from the A bus to the B bus or from the B bus to the A bus,  
depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to  
disable the device so that the buses are effectively isolated.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LV245ATRGYR  
SN74LV245ATDW  
TOP-SIDE MARKING  
VV245  
QFN – RGY  
SOIC – DW  
Tape and reel  
Tube  
LV245A  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
SN74LV245ATDWR  
SN74LV245ATNSR  
–40°C to 85°C  
SOP – NS  
74LV245A  
LV245A  
SSOP – DB  
TSSOP – PW  
TVSOP – DGV  
SN74LV245ATDBR  
SN74LV245ATPWR  
SN74LV245ATGVR  
LV245AT  
LV245A  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2004–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74LVTH373PWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH373PWR TI

获取价格

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVTH373PWRE4 TI

获取价格

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVTH373PWRG4 TI

获取价格

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVTH374 TI

获取价格

3.3 V ABT OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
SN74LVTH374DB TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVTH374DBLE TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVTH374DBR TI

获取价格

3.3 V ABT OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
SN74LVTH374DBRE4 TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVTH374DBRG4 TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVTH374DW TI

获取价格

3.3 V ABT OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS