ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈꢂ ꢈꢉ ꢊꢋ
ꢈ ꢌꢈ ꢉꢅ ꢍꢎꢆ ꢏ ꢐꢆꢍꢄ ꢆ ꢑꢍꢁꢀ ꢋꢍꢑꢊ ꢁꢆ ꢒꢉꢆ ꢓꢋ ꢊ ꢄꢍꢆꢐ ꢇ
ꢔ ꢕꢆ ꢇ ꢈ ꢉꢀꢆꢍꢆ ꢊ ꢏ ꢖꢆ ꢋꢖ ꢆꢀ
SCBS770 − NOVEMBER 2003
D
D
D
D
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Enhanced Diminishing Manufacturing
Sources (DMS) Support
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
Enhanced Product-Change Notification
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
†
Qualification Pedigree
Supports Mixed-Mode Signal Operation
(5-V Input and Output Voltages With
PW PACKAGE
(TOP VIEW)
3.3-V V
)
CC
D
D
D
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
CC
A
8Q
8D
7D
7Q
6Q
6D
5D
5Q
LE
Supports Unregulated Battery Operation
Down to 2.7 V
I
and Power-Up 3-State Support Hot
off
Insertion
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
GND
description/ordering information
This octal latch is designed specifically for low-voltage (3.3-V) V
a TTL interface to a 5-V system environment.
operation, but with the capability to provide
CC
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the
Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus
lines without need for interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
When V
is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
CC
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V
the minimum value of the resistor is determined by the current-sinking capability of the driver.
through a pullup resistor;
CC
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
This device is fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry
off
off
disables the outputs, preventing damaging current backflow through the device when it is powered down. The
power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢋ
ꢋ
ꢑ
ꢏ
ꢦ
ꢒ
ꢡ
ꢖ
ꢐ
ꢟ
ꢆ
ꢠ
ꢕ
ꢚ
ꢏ
ꢘ
ꢁ
ꢙ
ꢒ
ꢍ
ꢆ
ꢍ
ꢗ
ꢘ
ꢢ
ꢙ
ꢚ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢞ
ꢞ
ꢗ
ꢗ
ꢚ
ꢚ
ꢘ
ꢘ
ꢗ
ꢟ
ꢟ
ꢣ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢚ
ꢙ
ꢣ
ꢆꢢ
ꢡ
ꢤ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢞ
ꢞ
ꢢ
ꢟ
ꢌ
Copyright 2003, Texas Instruments Incorporated
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢧ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢨ
ꢝ
ꢕ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢝ
ꢛ
ꢦ
ꢩ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢫ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢌ
ꢛ
ꢛ
ꢝ
ꢘ
ꢞ
ꢪ
ꢌ
ꢋ
ꢛ
ꢚ
ꢦ
ꢡ
ꢠ
ꢞ
ꢗ
ꢚ
ꢘ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢫ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢪ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦ
ꢢ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265