5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVTH240A
SN74LVTH240A PDF预览

SN74LVTH240A

更新时间： 2024-11-04 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
7页 102K
描述
3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVTH240A 数据手册

 浏览型号SN74LVTH240A的Datasheet PDF文件第2页浏览型号SN74LVTH240A的Datasheet PDF文件第3页浏览型号SN74LVTH240A的Datasheet PDF文件第4页浏览型号SN74LVTH240A的Datasheet PDF文件第5页浏览型号SN74LVTH240A的Datasheet PDF文件第6页浏览型号SN74LVTH240A的Datasheet PDF文件第7页 
SN54LVTH240, SN74LVTH240A  
3.3-V ABT OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS679F – DECEMBER 1996 – REVISED MARCH 2000  
SN54LVTH240 . . . J PACKAGE  
SN74LVTH240A . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
)
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
13 2A2  
12 1Y4  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
11  
2A1  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
SN54LVTH240 . . . FK PACKAGE  
(TOP VIEW)  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
3
2
1 20 19  
18  
4
5
6
7
8
1Y1  
2A4  
1Y2  
2A3  
1Y3  
1A2  
2Y3  
1A3  
2Y2  
1A4  
17  
16  
15  
14  
– 1000-V Charged-Device Model (C101)  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK), and  
Ceramic (J) DIPs  
9 10 11 12 13  
description  
These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V operation, but with the  
CC  
capability to provide a TTL interface to a 5-V system environment.  
These devices are organized as two 4-bit buffer/line drivers with separate output-enable (OE) inputs. When OE  
is low, the devices pass data from the A inputs to the Y outputs. When OE is high, the outputs are in the  
high-impedance state.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
When V is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
through a pullup resistor;  
CC  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
The SN54LVTH240 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74LVTH240A is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN74LVTH240A相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH240ADB TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH240ADBLE TI

获取价格

 		暂无描述
SN74LVTH240ADW TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH240ADWR TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, SO-20
SN74LVTH240APW TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH240APWLE TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, TSSOP-20
SN74LVTH240APWR TI

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, TSSOP-20
SN74LVTH240DBLE TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVTH240DBR TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH240DBRE4 TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74LVTH240A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证