5秒后页面跳转
SN74LVTH182512DGG PDF预览

SN74LVTH182512DGG

更新时间: 2024-09-09 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路测试光电二极管输出元件信息通信管理
页数 文件大小 规格书
36页 559K
描述
3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SN74LVTH182512DGG 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:PLASTIC, TSSOP-64
针数:64Reach Compliance Code:not_compliant
风险等级:5.68Is Samacsys:N
其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:LVT
JESD-30 代码:R-PDSO-G64长度:17 mm
逻辑集成电路类型:BOUNDARY SCAN REG BUS TRANSCEIVER最大I(ol):0.064 A
位数:9功能数量:2
端口数量:2端子数量:64
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP64,.32,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:5.7 ns
传播延迟(tpd):6.8 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:6.1 mmBase Number Matches:1

SN74LVTH182512DGG 数据手册

 浏览型号SN74LVTH182512DGG的Datasheet PDF文件第2页浏览型号SN74LVTH182512DGG的Datasheet PDF文件第3页浏览型号SN74LVTH182512DGG的Datasheet PDF文件第4页浏览型号SN74LVTH182512DGG的Datasheet PDF文件第5页浏览型号SN74LVTH182512DGG的Datasheet PDF文件第6页浏览型号SN74LVTH182512DGG的Datasheet PDF文件第7页 
SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512  
3.3-V ABT SCAN TEST DEVICES  
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS  
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997  
SN54LVTH18512, SN54LVTH182512 . . . HKC PACKAGE  
SN74LVTH18512, SN74LVTH182512 . . . DGG PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
SCOPE Family of Testability Products  
Members of the Texas Instruments  
Widebus Family  
1CLKAB  
1LEAB  
1OEAB  
1A1  
1CLKBA  
1LEBA  
1OEBA  
1B1  
1B2  
GND  
1B3  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
State-of-the-Art 3.3-V ABT Design Supports  
Mixed-Mode Signal Operation (5-V Input  
2
3
and Output Voltages With 3.3-V V  
)
CC  
4
Support Unregulated Battery Operation  
Down to 2.7 V  
1A2  
GND  
1A3  
1A4  
1A5  
5
6
7
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
1B4  
1B5  
8
9
V
V
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
CC  
CC  
1A6  
1A7  
1A8  
GND  
1A9  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B6  
1B7  
1B8  
GND  
1B9  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
B-Port Outputs of ’LVTH182512 Devices  
Have Equivalent 25-Series Resistors, So  
No External Resistors Are Required  
Compatible With the IEEE Std 1149.1-1990  
(JTAG) Test Access Port and  
Boundary-Scan Architecture  
SCOPE Instruction Set  
– IEEE Std 1149.1-1990 Required  
Instructions and Optional CLAMP and  
HIGHZ  
– Parallel-Signature Analysis at Inputs  
– Pseudo-Random Pattern Generation  
From Outputs  
– Sample Inputs/Toggle Outputs  
– Binary Count From Outputs  
– Device Identification  
V
V
CC  
CC  
2A7  
2A8  
2A9  
GND  
2B7  
2B8  
2B9  
GND  
2OEBA  
2LEBA  
2CLKBA  
TDI  
2OEAB  
2LEAB  
2CLKAB  
TDO  
– Even-Parity Opcodes  
Package Options Include 64-Pin Plastic  
Thin Shrink Small Outline (DGG) and 64-Pin  
Ceramic Dual Flat (HKC) Packages Using  
0.5-mm Center-to-Center Spacings  
TMS  
TCK  
description  
The ’LVTH18512 and ’LVTH182512 scan test devices with 18-bit universal bus transceivers are members of  
the Texas Instruments SCOPE testability integrated-circuit family. This family of devices supports IEEE Std  
1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test  
circuitry is accomplished via the 4-wire test access port (TAP) interface.  
Additionally, these devices are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVTH182512DGG相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH182512DGGR TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH182512-EP TI

获取价格

3.3-V ABT 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVTH182514 TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH182514DGG TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH182514DGGR TI

获取价格

LVT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64, PLASTIC, TSSOP-64
SN74LVTH182640DGGR TI

获取价格

LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, INVERTED OUTPUT, PDSO56
SN74LVTH182646A TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH182646APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH182652A TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
SN74LVTH182652APM TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS