5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVTH16835DL
SN74LVTH16835DL PDF预览

SN74LVTH16835DL

更新时间： 2024-11-17 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
8页 123K
描述
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVTH16835DL 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SSOP包装说明：GREEN, PLASTIC, SSOP-56
针数：56Reach Compliance Code：unknown
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：7.66Is Samacsys：N
控制类型：ENABLE LOW系列：LVT
JESD-30 代码：R-PDSO-G56长度：18.415 mm
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.064 A
位数：18功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP56,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V最大电源电流（ICC）：5 mA
Prop。Delay @ Nom-Sup：3.7 ns传播延迟（tpd）：5.7 ns
认证状态：Not Qualified座面最大高度：2.79 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.49 mm
Base Number Matches：1

SN74LVTH16835DL 数据手册

 浏览型号SN74LVTH16835DL的Datasheet PDF文件第2页浏览型号SN74LVTH16835DL的Datasheet PDF文件第3页浏览型号SN74LVTH16835DL的Datasheet PDF文件第4页浏览型号SN74LVTH16835DL的Datasheet PDF文件第5页浏览型号SN74LVTH16835DL的Datasheet PDF文件第6页浏览型号SN74LVTH16835DL的Datasheet PDF文件第7页 
SN54LVTH16835, SN74LVTH16835  
3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS713C – MARCH 1998 – REVISED APRIL 1999  
SN54LVTH16835 . . . WD PACKAGE  
SN74LVTH16835 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
NC  
NC  
Y1  
GND  
Y2  
Y3  
GND  
NC  
A1  
GND  
A2  
A3  
1
2
3
4
5
6
7
8
9
56  
55  
54  
53  
52  
51  
50  
49  
48  
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
V
V
Support Unregulated Battery Operation  
Down to 2.7 V  
CC  
CC  
Y4  
Y5  
A4  
A5  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
Y6 10  
47 A6  
= 3.3 V, T = 25°C  
CC  
A
GND  
Y7  
GND  
A7  
11  
12  
46  
45  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Y8 13  
Y9 14  
44 A8  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
43 A9  
Y10 15  
Y11 16  
Y12 17  
GND 18  
42 A10  
41 A11  
40 A12  
39 GND  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
Y13  
19  
38  
A13  
Flow-Through Architecture Optimizes PCB  
Layout  
Y14 20  
Y15 21  
37 A14  
36 A15  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
V
22  
35  
V
CC  
CC  
Y16 23  
Y17 24  
GND 25  
Y18 26  
OE 27  
LE 28  
34 A16  
33 A17  
32 GND  
31 A18  
30 CLK  
29 GND  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
NC – No internal connection  
description  
The ’LVTH16835 devices are 18-bit universal bus drivers designed for low-voltage (3.3-V) V  
with the capability to provide a TTL interface to a 5-V system environment.  
operation, but  
CC  
Data flow from A to Y is controlled by the output-enable (OE) input. These devices operate in the transparent  
mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high  
or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of the clock.  
When OE is high, the outputs are in the high-impedance state.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
When V is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
through a pullup resistor;  
CC  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

与SN74LVTH16835DL相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH16835DLR TI

获取价格

 		暂无描述
SN74LVTH16835-EP TI

获取价格

 		3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74LVTH16952 TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16952DGG TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16952DGGR TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16952DL TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16952DLG4 TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16952DLR TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16952-EP TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVTH182245DL TI

获取价格

 		LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, PDSO56

与SN74LVTH16835DL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证