5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVTH16541DGVR
SN74LVTH16541DGVR PDF预览

SN74LVTH16541DGVR

更新时间： 2024-02-20 10:32:08
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
7页 108K
描述
LVT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, PLASTIC, TSOP-48

阅读下载

中文翻译

获取价格

SN74LVTH16541DGVR 技术参数

生命周期：Obsolete零件包装代码：TSOP
包装说明：PLASTIC, TSOP-48针数：48
Reach Compliance Code：unknown风险等级：5.64
Is Samacsys：N其他特性：WITH DUAL OUTPUT ENABLE
系列：LVTJESD-30 代码：R-PDSO-G48
长度：9.7 mm逻辑集成电路类型：BUS DRIVER
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）：3.8 ns认证状态：Not Qualified
座面最大高度：1.2 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.4 mm端子位置：DUAL
宽度：4.4 mmBase Number Matches：1

SN74LVTH16541DGVR 数据手册

 浏览型号SN74LVTH16541DGVR的Datasheet PDF文件第2页浏览型号SN74LVTH16541DGVR的Datasheet PDF文件第3页浏览型号SN74LVTH16541DGVR的Datasheet PDF文件第4页浏览型号SN74LVTH16541DGVR的Datasheet PDF文件第5页浏览型号SN74LVTH16541DGVR的Datasheet PDF文件第6页浏览型号SN74LVTH16541DGVR的Datasheet PDF文件第7页 
SN54LVTH16541, SN74LVTH16541  
3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCBS691D – MAY 1997 – REVISED APRIL 1999  
SN54LVTH16541 . . . WD PACKAGE  
SN74LVTH16541 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1OE1  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1OE2  
1A1  
1A2  
GND  
1A3  
1A4  
1
2
3
4
5
6
7
8
9
48  
47  
46  
45  
44  
43  
42  
41  
40  
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
V
V
CC  
CC  
1Y5  
1Y6  
1A5  
1A6  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
GND 10  
39 GND  
= 3.3 V, T = 25°C  
CC  
A
1Y7  
1Y8  
1A7  
1A8  
11  
12  
38  
37  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
2Y1 13  
2Y2 14  
GND 15  
2Y3 16  
2Y4 17  
36 2A1  
35 2A2  
34 GND  
33 2A3  
32 2A4  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Distributed V  
and GND Pin Configuration  
CC  
Minimizes High-Speed Switching Noise  
V
18  
31  
V
CC  
CC  
Flow-Through Architecture Optimizes PCB  
Layout  
2Y5 19  
2Y6 20  
GND 21  
2Y7 22  
2Y8 23  
2OE1 24  
30 2A5  
29 2A6  
28 GND  
27 2A7  
26 2A8  
25 2OE2  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
description  
These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
These devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable  
signals. For either 8-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must  
be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit  
buffer section are in the high-impedance state.  
When V is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
through a pullup resistor;  
CC  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN74LVTH16541DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH16541DL TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH16541DLG4 TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH16541DLR TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543 TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543DGG TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543DGGR TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543DL TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543DLG4 TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543DLR TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVTH16543-EP TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVER 3-STATE OUTPUTS

与SN74LVTH16541DGVR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证