5秒后页面跳转
SN74LVT652DW PDF预览

SN74LVT652DW

更新时间: 2024-11-09 13:13:51
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
11页 181K
描述
3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85

SN74LVT652DW 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP24,.4针数:24
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.49
其他特性:SELECT INPUT FOR MULTIPLEXED TRANSMISSION OF REGISTERED/REAL TIME DATA控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:LVT
JESD-30 代码:R-PDSO-G24长度:15.4 mm
负载电容(CL):50 pF逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.064 A位数:8
功能数量:1端口数量:2
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP24,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
最大电源电流(ICC):12 mAProp。Delay @ Nom-Sup:4.7 ns
传播延迟(tpd):6.4 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:7.5 mmBase Number Matches:1

SN74LVT652DW 数据手册

 浏览型号SN74LVT652DW的Datasheet PDF文件第2页浏览型号SN74LVT652DW的Datasheet PDF文件第3页浏览型号SN74LVT652DW的Datasheet PDF文件第4页浏览型号SN74LVT652DW的Datasheet PDF文件第5页浏览型号SN74LVT652DW的Datasheet PDF文件第6页浏览型号SN74LVT652DW的Datasheet PDF文件第7页 
SN54LVT652, SN74LVT652  
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS  
SCBS141E – MAY 1992 – REVISED JULY 1995  
SN54LVT652 . . . JT PACKAGE  
SN74LVT652 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
CLKAB  
SAB  
OEAB  
A1  
V
CC  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
2
CLKBA  
SBA  
OEBA  
B1  
)
CC  
3
Support Unregulated Battery Operation  
Down to 2.7 V  
4
5
A2  
6
A3  
B2  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
7
A4  
B3  
= 3.3 V, T = 25°C  
CC  
A
8
A5  
B4  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
9
A6  
B5  
10  
11  
12  
A7  
A8  
GND  
B6  
B7  
B8  
Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
SN54LVT652 . . . FK PACKAGE  
(TOP VIEW)  
Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
Support Live Insertion  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK), and  
Ceramic (JT) DIPs  
4
3
2 1 28 27 26  
25  
24  
23  
22  
21  
20  
19  
5
6
7
8
9
A1  
A2  
A3  
NC  
A4  
OEBA  
B1  
B2  
NC  
B3  
B4  
description  
These bus transceivers and registers are  
designed specifically for low-voltage (3.3-V) V  
operation, but with the capability to provide a TTL  
interface to a 5-V system environment.  
A5 10  
A6 11  
B5  
CC  
12 13 14 15 16 17 18  
The ’LVT652 consist of bus transceiver circuits,  
D-type flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the  
data bus or from the internal storage registers.  
NC – No internal connection  
Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB  
and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for  
select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between  
real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1  
illustrates the four fundamental bus-management functions that can be performed with the LVT652.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1995, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVT652DW 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVTH652DWR TI

功能相似

3.3V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVTH652DBR TI

功能相似

3.3V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVTH652DW TI

功能相似

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

与SN74LVT652DW相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT652DWR TI

获取价格

暂无描述
SN74LVT652PW TI

获取价格

LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVT652PWLE TI

获取价格

3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
SN74LVT652PWR TI

获取价格

LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24
SN74LVT760DW TI

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
SN74LVT760DWR TI

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
SN74LVT760PWLE TI

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
SN74LVT8980 TI

获取价格

EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INT
SN74LVT8980A TI

获取价格

EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTER WITH 8-BIT GENERIC HOST IN
SN74LVT8980ADW TI

获取价格

EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTER WITH 8-BIT GENERIC HOST IN