5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVT646PW
SN74LVT646PW PDF预览

SN74LVT646PW

更新时间： 2024-11-05 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
10页 157K
描述
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVT646PW 技术参数

生命周期：Obsolete包装说明：TSSOP,
Reach Compliance Code：unknown风险等级：5.62
系列：LVTJESD-30 代码：R-PDSO-G24
长度：7.8 mm逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
位数：8功能数量：1
端口数量：2端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）：6.7 ns认证状态：Not Qualified
座面最大高度：1.2 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
宽度：4.4 mmBase Number Matches：1

SN74LVT646PW 数据手册

 浏览型号SN74LVT646PW的Datasheet PDF文件第2页浏览型号SN74LVT646PW的Datasheet PDF文件第3页浏览型号SN74LVT646PW的Datasheet PDF文件第4页浏览型号SN74LVT646PW的Datasheet PDF文件第5页浏览型号SN74LVT646PW的Datasheet PDF文件第6页浏览型号SN74LVT646PW的Datasheet PDF文件第7页 
SN54LVT646, SN74LVT646  
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS  
SCBS140D – MAY 1992 – REVISED JULY 1995  
SN54LVT646 . . . JT OR W PACKAGE  
SN74LVT646 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static Power  
Dissipation  
CLKAB  
SAB  
DIR  
A1  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
CLKBA  
SBA  
OE  
B1  
2
)
CC  
3
Support Unregulated Battery Operation  
Down to 2.7 V  
4
A2  
5
A3  
B2  
6
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
A4  
B3  
7
= 3.3 V, T = 25°C  
CC  
A
A5  
B4  
8
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
A6  
B5  
9
A7  
A8  
GND  
B6  
B7  
B8  
10  
11  
12  
Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
SN54LVT646 . . . FK PACKAGE  
(TOP VIEW)  
Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
Support Live Insertion  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and and Thin Shrink Small-Outline  
(PW) Packages, Ceramic Chip Carriers  
(FK), Ceramic Flat (W) Packages, and  
Ceramic (JT) DIPs  
4
3
2
1
28 27 26  
25  
OE  
B1  
B2  
NC  
A1  
A2  
A3  
NC  
A4  
A5  
A6  
5
24  
23  
22  
6
7
8
21 B3  
9
description  
20  
19  
10  
11  
B4  
B5  
These bus transceivers and registers are  
designed specifically for low-voltage (3.3-V) V  
12 13 14 15 16 17 18  
CC  
operation, but with the capability to provide a TTL  
interface to a 5-V system environment.  
NC – No internal connection  
The ’LVT646 consist of bus transceiver circuits,  
D-type flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the  
input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high  
transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental  
bus-management functions that can be performed with the ′LVT646.  
Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the  
transceiver mode, data present at the high-impedance port may be stored in either register or in both.  
The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The  
direction control (DIR) determines which bus receives data when OE is low. In the isolation mode (OE high),  
A data may be stored in one register and/or B data may be stored in the other register.  
When an output function is disabled, the input function is still enabled and may be used to store and transmit  
data. Only one of the two buses, A or B, may be driven at a time.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

与SN74LVT646PW相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT646PWLE TI

获取价格

 		3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
SN74LVT652 TI

获取价格

 		3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVT652DB TI

获取价格

 		LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVT652DBLE TI

获取价格

 		3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-SSOP -40 to 85
SN74LVT652DBR TI

获取价格

 		LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SSOP-24
SN74LVT652DW TI

获取价格

 		3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85
SN74LVT652DWR TI

获取价格

 		暂无描述
SN74LVT652PW TI

获取价格

 		LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVT652PWLE TI

获取价格

 		3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
SN74LVT652PWR TI

获取价格

 		LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24

与SN74LVT646PW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证