5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVT125QDREP
SN74LVT125QDREP PDF预览

SN74LVT125QDREP

更新时间： 2024-11-29 13:02:47
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
7页 119K
描述
LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, SOIC-14

阅读下载

中文翻译

获取价格

SN74LVT125QDREP 技术参数

生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP14,.25针数：14
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.08控制类型：ENABLE LOW
系列：LVTJESD-30 代码：R-PDSO-G14
长度：8.65 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.032 A
位数：1功能数量：4
端口数量：2端子数量：14
最高工作温度：125 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP14,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TAPE AND REEL
电源：3.3 VProp。Delay @ Nom-Sup：4.2 ns
传播延迟（tpd）：5.1 ns认证状态：Not Qualified
座面最大高度：1.75 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：AUTOMOTIVE
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL宽度：3.9 mm
Base Number Matches：1

SN74LVT125QDREP 数据手册

 浏览型号SN74LVT125QDREP的Datasheet PDF文件第2页浏览型号SN74LVT125QDREP的Datasheet PDF文件第3页浏览型号SN74LVT125QDREP的Datasheet PDF文件第4页浏览型号SN74LVT125QDREP的Datasheet PDF文件第5页浏览型号SN74LVT125QDREP的Datasheet PDF文件第6页浏览型号SN74LVT125QDREP的Datasheet PDF文件第7页 
SN54LVT125, SN74LVT125  
3.3-V ABT QUADRUPLE BUS BUFFERS  
WITH 3-STATE OUTPUTS  
SCBS133D – MAY 1992 – REVISED JULY 1995  
SN54LVT125 . . . J PACKAGE  
SN74LVT125 . . . D, DB, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
)
CC  
4A  
4Y  
3OE  
3A  
3Y  
Support Unregulated Battery Operation  
Down to 2.7 V  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 3.3 V, T = 25°C  
8
GND  
CC  
A
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
SN54LVT125 . . . FK PACKAGE  
(TOP VIEW)  
Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
3
2
1
20 19  
18 4A  
Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
1Y  
NC  
4
5
6
7
8
17  
16  
15  
14  
NC  
4Y  
Support Live Insertion  
2OE  
NC  
NC  
3OE  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
2A  
9 10 11 12 13  
Packages, Ceramic Chip Carriers (FK), and  
Ceramic (J) DIPs  
NC – No internal connection  
description  
These bus buffers are designed specifically for low-voltage (3.3-V) V  
provide a TTL interface to a 5-V system environment.  
operation, but with the capability to  
CC  
The ′LVT125 feature independent line drivers with 3-state outputs. Each output is in the high-impedance state  
when the associated output-enable (OE) input is high.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN74LVT125 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LVT125 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74LVT125 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1995, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN74LVT125QDREP相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT125QDRG4Q1 TI

获取价格

 		3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QDRQ1 TI

获取价格

 		3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QPWREP TI

获取价格

 		3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QPWRG4Q1 TI

获取价格

 		3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QPWRQ1 TI

获取价格

 		3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT162240 TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT162240DGG TI

获取价格

 		LVT SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48
SN74LVT162240DGGR TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT162240DGVR TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT162240DL TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74LVT125QDREP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证