5秒后页面跳转
SN74LVT125PWG4 PDF预览

SN74LVT125PWG4

更新时间: 2024-11-29 05:04:43
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件输入元件信息通信管理
页数 文件大小 规格书
12页 277K
描述
3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SN74LVT125PWG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:1.22
其他特性:TYP VOLP < 0.8V @ VCC = 3.3V, TA = 25 DEG C; INPUTS CAN BE DRIVEN BY 3.3/5V DEVICES; BUS HOLD INPUTS控制类型:ENABLE LOW
计数方向:UNIDIRECTIONAL系列:LVT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.064 A
湿度敏感等级:1位数:1
功能数量:4端口数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TUBE峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):7 mA
Prop。Delay @ Nom-Sup:4 ns传播延迟(tpd):4.9 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:4.4 mm
Base Number Matches:1

SN74LVT125PWG4 数据手册

 浏览型号SN74LVT125PWG4的Datasheet PDF文件第2页浏览型号SN74LVT125PWG4的Datasheet PDF文件第3页浏览型号SN74LVT125PWG4的Datasheet PDF文件第4页浏览型号SN74LVT125PWG4的Datasheet PDF文件第5页浏览型号SN74LVT125PWG4的Datasheet PDF文件第6页浏览型号SN74LVT125PWG4的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇꢈ ꢉ  
ꢊ ꢋꢊ ꢌꢅ ꢍꢎꢆ ꢏ ꢐꢍꢑꢒ ꢐꢓꢄ ꢔ ꢎꢐꢀ ꢎ ꢐꢕ ꢕꢔ ꢒ  
ꢖ ꢗꢆ ꢘ ꢊ ꢌꢀꢆꢍꢆ ꢔ ꢙ ꢐꢆ ꢓ ꢐꢆꢀ  
SCBS133F − MAY 1992 − REVISED OCTOBER 2003  
D, DB, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Supports Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
D
D
D
D
D
D
Supports Unregulated Battery Operation  
Down to 2.7 V  
4A  
4Y  
3OE  
3A  
3Y  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
I
Supports Partial-Power-Down Mode  
off  
8
Operation  
GND  
Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
description/ordering information  
This bus buffer is designed specifically for low-voltage (3.3-V) V  
a TTL interface to a 5-V system environment.  
operation, but with the capability to provide  
CC  
The SN74LVT125 features independent line drivers with 3-state outputs. Each output is in the high-impedance  
state when the associated output-enable (OE) input is high.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVT125D  
SOIC − D  
LVT125  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74LVT125DR  
SN74LVT125NSR  
SN74LVT125DBR  
SN74LVT125PW  
SN74LVT125PWR  
SOP − NS  
LVT125  
LX125  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
LX125  
Tape and reel  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢆꢦ  
Copyright 2003, Texas Instruments Incorporated  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢯ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢋ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVT125PWG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVT125PWR TI

完全替代

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVT125PW TI

完全替代

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

与SN74LVT125PWG4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT125PWLE TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVT125PWR TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVT125PWRE4 TI

获取价格

LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, PLASTIC, TSSOP-14
SN74LVT125PWRG4 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVT125-Q1 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QDREP TI

获取价格

LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, SOIC-14
SN74LVT125QDRG4Q1 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QDRQ1 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QPWREP TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS
SN74LVT125QPWRG4Q1 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFER WITH 3-STATE OUTPUTS