5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVCH16646ADLR
SN74LVCH16646ADLR PDF预览

SN74LVCH16646ADLR

更新时间： 2024-11-04 13:13:51
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
12页 192K
描述
16-Bit Bus Transceiver And Register With 3-State Outputs 56-SSOP -40 to 85

阅读下载

中文翻译

获取价格

SN74LVCH16646ADLR 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：SSOP
包装说明：GREEN, PLASTIC, SSOP-56针数：56
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：6 weeks风险等级：5.22
Is Samacsys：N其他特性：WITH DIRECTION CONTROL
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：LVC/LCX/ZJESD-30 代码：R-PDSO-G56
JESD-609代码：e4长度：18.41 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.024 A湿度敏感等级：1
位数：8功能数量：2
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP56,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：3.3 V
最大电源电流（ICC）：0.02 mAProp。Delay @ Nom-Sup：5.7 ns
传播延迟（tpd）：7.9 ns认证状态：Not Qualified
施密特触发器：No座面最大高度：2.79 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A触发器类型：POSITIVE EDGE
宽度：7.49 mmBase Number Matches：1

SN74LVCH16646ADLR 数据手册

 浏览型号SN74LVCH16646ADLR的Datasheet PDF文件第2页浏览型号SN74LVCH16646ADLR的Datasheet PDF文件第3页浏览型号SN74LVCH16646ADLR的Datasheet PDF文件第4页浏览型号SN74LVCH16646ADLR的Datasheet PDF文件第5页浏览型号SN74LVCH16646ADLR的Datasheet PDF文件第6页浏览型号SN74LVCH16646ADLR的Datasheet PDF文件第7页 
SN74LVCH16646A  
16-BIT BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS  
SCAS318H – NOVEMBER 1993 – REVISED JUNE 1998  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1DIR  
1CLKAB  
1SAB  
GND  
1OE  
2
1CLKBA  
1SBA  
GND  
1B1  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
3
= 3.3 V, T = 25°C  
CC  
A
4
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
5
1A1  
1A2  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
6
1B2  
A
7
V
V
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
CC  
CC  
8
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
9
3.3-V V  
)
CC  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Power Off Disables Outputs, Permitting  
Live Insertion  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
V
V
CC  
CC  
2A7  
2A8  
GND  
2B7  
2B8  
GND  
2SBA  
2CLKBA  
2OE  
description  
2SAB  
2CLKAB  
2DIR  
This 16-bit bus transceiver and register is  
designed for 1.65-V to 3.6-V V operation.  
CC  
The SN74LVCH16646A can be used as two 8-bit  
transceivers or one 16-bit transceiver. The device  
consists of bus transceiver circuits, D-type  
flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the  
input bus or from the internal registers.  
Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB  
or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed  
with the SN74LVCH16646A.  
Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver  
mode, data present at the high-impedance port can be stored in either register or in both. The select-control  
(SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select  
control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored  
and real-time data. DIR determines which bus receives data when OE is low. In the isolation mode (OE high),  
A data can be stored in one register and/or B data can be stored in the other register.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...12

中文翻译

下载PDF

SN74LVCH16646ADLR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVCH16646ADL TI

完全替代

 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC16646ADL TI

类似代替

 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC16646ADLR TI

类似代替

 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

与SN74LVCH16646ADLR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCH16652A TI

获取价格

 		16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16652ADGG TI

获取价格

 		16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16652ADGGR TI

获取价格

 		暂无描述
SN74LVCH16652ADGVR TI

获取价格

 		具有三态输出的 16 位总线收发器和寄存器 | DGV | 56 | -40 to 125
SN74LVCH16652ADL TI

获取价格

 		16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16652ADLG4 TI

获取价格

 		具有三态输出的 16 位总线收发器和寄存器 | DL | 56 | -40 to 125
SN74LVCH16652A-EP TI

获取价格

 		16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16901 TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74LVCH16901_14 TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74LVCH16901DGG TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

与SN74LVCH16646ADLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证