5秒后页面跳转
SN74LVCH16646ADGVR PDF预览

SN74LVCH16646ADGVR

更新时间: 2024-09-16 13:13:51
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
12页 192K
描述
16-Bit Bus Transceiver And Register With 3-State Outputs 56-TVSOP -40 to 85

SN74LVCH16646ADGVR 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SSOP包装说明:TSSOP, TSSOP56,.25,16
针数:56Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:20 weeks 1 day风险等级:7.75
Is Samacsys:N其他特性:WITH DIRECTION CONTROL
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:11.3 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:2端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.25,16
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:5.7 ns
传播延迟(tpd):7.9 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:4.4 mm
Base Number Matches:1

SN74LVCH16646ADGVR 数据手册

 浏览型号SN74LVCH16646ADGVR的Datasheet PDF文件第2页浏览型号SN74LVCH16646ADGVR的Datasheet PDF文件第3页浏览型号SN74LVCH16646ADGVR的Datasheet PDF文件第4页浏览型号SN74LVCH16646ADGVR的Datasheet PDF文件第5页浏览型号SN74LVCH16646ADGVR的Datasheet PDF文件第6页浏览型号SN74LVCH16646ADGVR的Datasheet PDF文件第7页 
SN74LVCH16646A  
16-BIT BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS  
SCAS318H – NOVEMBER 1993 – REVISED JUNE 1998  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1DIR  
1CLKAB  
1SAB  
GND  
1OE  
2
1CLKBA  
1SBA  
GND  
1B1  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
3
= 3.3 V, T = 25°C  
CC  
A
4
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
5
1A1  
1A2  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
6
1B2  
A
7
V
V
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
CC  
CC  
8
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
9
3.3-V V  
)
CC  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Power Off Disables Outputs, Permitting  
Live Insertion  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
V
V
CC  
CC  
2A7  
2A8  
GND  
2B7  
2B8  
GND  
2SBA  
2CLKBA  
2OE  
description  
2SAB  
2CLKAB  
2DIR  
This 16-bit bus transceiver and register is  
designed for 1.65-V to 3.6-V V operation.  
CC  
The SN74LVCH16646A can be used as two 8-bit  
transceivers or one 16-bit transceiver. The device  
consists of bus transceiver circuits, D-type  
flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the  
input bus or from the internal registers.  
Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB  
or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed  
with the SN74LVCH16646A.  
Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver  
mode, data present at the high-impedance port can be stored in either register or in both. The select-control  
(SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select  
control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored  
and real-time data. DIR determines which bus receives data when OE is low. In the isolation mode (OE high),  
A data can be stored in one register and/or B data can be stored in the other register.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVCH16646ADGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCH16646ADL TI

获取价格

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16646ADLG4 TI

获取价格

LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC,
SN74LVCH16646ADLR TI

获取价格

16-Bit Bus Transceiver And Register With 3-State Outputs 56-SSOP -40 to 85
SN74LVCH16652A TI

获取价格

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16652ADGG TI

获取价格

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16652ADGGR TI

获取价格

暂无描述
SN74LVCH16652ADGVR TI

获取价格

具有三态输出的 16 位总线收发器和寄存器 | DGV | 56 | -40 to 125
SN74LVCH16652ADL TI

获取价格

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVCH16652ADLG4 TI

获取价格

具有三态输出的 16 位总线收发器和寄存器 | DL | 56 | -40 to 125
SN74LVCH16652A-EP TI

获取价格

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS