5秒后页面跳转
SN74LVCH16373ADL PDF预览

SN74LVCH16373ADL

更新时间: 2024-11-23 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
13页 303K
描述
16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN74LVCH16373ADL 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP-48针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.62Is Samacsys:N
控制类型:INDEPENDENT CONTROL计数方向:UNIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:15.875 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP48,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.02 mAProp。Delay @ Nom-Sup:4.2 ns
传播延迟(tpd):5.3 ns认证状态:Not Qualified
座面最大高度:2.79 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:7.49 mmBase Number Matches:1

SN74LVCH16373ADL 数据手册

 浏览型号SN74LVCH16373ADL的Datasheet PDF文件第2页浏览型号SN74LVCH16373ADL的Datasheet PDF文件第3页浏览型号SN74LVCH16373ADL的Datasheet PDF文件第4页浏览型号SN74LVCH16373ADL的Datasheet PDF文件第5页浏览型号SN74LVCH16373ADL的Datasheet PDF文件第6页浏览型号SN74LVCH16373ADL的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅꢆꢇ ꢈꢉ ꢊꢂ ꢊꢋ  
ꢈ ꢉ ꢌꢍꢎ ꢏ ꢏ ꢐꢋꢁꢀ ꢑꢋꢐꢒ ꢁꢏ ꢓꢌꢏ ꢔꢑ ꢒ ꢄꢋꢏꢆ ꢇ  
ꢕ ꢎꢏ ꢇ ꢊ ꢌꢀꢏꢋꢏ ꢒ ꢖ ꢗꢏ ꢑꢗ ꢏꢀ  
SCAS568L − MARCH 1996 − REVISED SEPTEMBER 2003  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
D
D
D
D
D
Member of the Texas Instruments  
WidebusFamily  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1LE  
1D1  
1D2  
GND  
1D3  
1D4  
= 3.3 V, T = 25°C  
A
2
Typical V  
(Output V  
Undershoot)  
3
OHV  
OH  
>2 V at V  
= 3.3 V, T = 25°C  
CC  
A
4
I
Supports Partial-Power-Down Mode  
5
off  
Operation  
6
7
V
V
Supports Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
CC  
CC  
8
1Q5  
1Q6  
GND  
1Q7  
1Q8  
2Q1  
2Q2  
GND  
2Q3  
2Q4  
1D5  
1D6  
GND  
1D7  
1D8  
2D1  
2D2  
GND  
2D3  
2D4  
9
3.3-V V  
)
CC  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
D
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
D
D
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
V
V
CC  
CC  
2Q5  
2Q6  
GND  
2Q7  
2Q8  
2OE  
2D5  
2D6  
GND  
2D7  
2D8  
2LE  
description/ordering information  
This 16-bit transparent D-type latch is designed  
for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVCH16373A is particularly suitable for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers. It  
can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow  
the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines  
without interface or pullup components.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVCH16373ADL  
SSOP − DL  
LVCH16373A  
Tape and reel  
Tape and reel  
Tape and reel  
SN74LVCH16373ADLR  
SN74LVCH16373ADGGR  
SN74LVCH16373ADGVR  
SN74LVCH16373AGQLR  
SN74LVCH16373AZQLR  
TSSOP − DGG  
LVCH16373A  
LDH373A  
−40°C to 85°C  
TVSOP − DGV  
VFBGA − GQL  
Tape and reel  
LDH373A  
VFBGA − ZQL (Pb-free)  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
ꢏꢣ  
Copyright 2003, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVCH16373ADL 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVCH16373ADLG4 TI

完全替代

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC16373ADLR TI

类似代替

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC16373ADL TI

类似代替

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

与SN74LVCH16373ADL相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCH16373ADLG4 TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373ADLR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373AGQLR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373AGRDR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373AZQLR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373AZRDR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16374A TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH16374A_04 TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH16374A_07 TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH16374A_14 TI

获取价格

16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs