5秒后页面跳转
SN74LVCH16245ADL PDF预览

SN74LVCH16245ADL

更新时间: 2024-09-14 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件PC
页数 文件大小 规格书
10页 153K
描述
16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN74LVCH16245ADL 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP, SSOP48,.4针数:48
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:0.55
Samacsys Confidence:3Samacsys Status:Released
Samacsys PartID:416660Samacsys Pin Count:48
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Small Outline Packages
Samacsys Footprint Name:DL (R-PDSO-G48)Samacsys Released Date:2018-08-14 13:03:01
Is Samacsys:N其他特性:WITH DIRECTION CONTROL
控制类型:COMMON CONTROL计数方向:BIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:15.875 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP48,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.02 mAProp。Delay @ Nom-Sup:4 ns
传播延迟(tpd):7.1 ns认证状态:Not Qualified
施密特触发器:No座面最大高度:2.79 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:7.49 mm
Base Number Matches:1

SN74LVCH16245ADL 数据手册

 浏览型号SN74LVCH16245ADL的Datasheet PDF文件第2页浏览型号SN74LVCH16245ADL的Datasheet PDF文件第3页浏览型号SN74LVCH16245ADL的Datasheet PDF文件第4页浏览型号SN74LVCH16245ADL的Datasheet PDF文件第5页浏览型号SN74LVCH16245ADL的Datasheet PDF文件第6页浏览型号SN74LVCH16245ADL的Datasheet PDF文件第7页 
SN74LVCH16245A  
16-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCES063G – DECEMBER 1995 – REVISED JUNE 1998  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1DIR  
1B1  
1B2  
GND  
1B3  
1B4  
1OE  
1A1  
1A2  
GND  
1A3  
1A4  
2
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
3
= 3.3 V, T = 25°C  
CC  
A
4
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
5
= 3.3 V, T = 25°C  
A
6
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
7
V
V
CC  
CC  
8
1B5  
1B6  
GND  
1B7  
1B8  
2B1  
2B2  
GND  
2B3  
2B4  
1A5  
1A6  
GND  
1A7  
1A8  
2A1  
2A2  
GND  
2A3  
2A4  
3.3-V V  
)
9
CC  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Power Off Disables Inputs/Outputs,  
Permitting Live Insertion  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
V
V
CC  
CC  
2B5  
2B6  
GND  
2B7  
2B8  
2DIR  
2A5  
2A6  
GND  
2A7  
2A8  
2OE  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
description  
This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVCH16245A is designed for asynchronous communication between data buses. The  
control-function implementation minimizes external timing requirements.  
This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the  
A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR)  
input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74LVCH16245A is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVCH16245ADL 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVCZ16245ADL TI

类似代替

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16245ADLR TI

类似代替

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
74LVCH16245ADLRG4 TI

类似代替

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

与SN74LVCH16245ADL相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCH16245ADLG4 TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16245ADLR TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16245AGQLR TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16245AGRDR TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16245AZQLR TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16245AZRDR TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH16373A TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373A_07 TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373ADGG TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH16373ADGGR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS