5秒后页面跳转
SN74LVC863ADBLE PDF预览

SN74LVC863ADBLE

更新时间: 2023-12-18 00:00:00
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
9页 139K
描述
9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN74LVC863ADBLE 数据手册

 浏览型号SN74LVC863ADBLE的Datasheet PDF文件第2页浏览型号SN74LVC863ADBLE的Datasheet PDF文件第3页浏览型号SN74LVC863ADBLE的Datasheet PDF文件第4页浏览型号SN74LVC863ADBLE的Datasheet PDF文件第5页浏览型号SN74LVC863ADBLE的Datasheet PDF文件第6页浏览型号SN74LVC863ADBLE的Datasheet PDF文件第7页 
SN74LVC863A  
9-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCAS310G – MARCH 1993 – REVISED JUNE 1998  
DB, DW, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
OEBA1  
A1  
V
CC  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
= 3.3 V, T = 25°C  
CC  
A
B1  
B2  
B3  
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
A2  
A3  
A4  
A5  
OHV  
OH  
= 3.3 V, T = 25°C  
CC  
A
20 B4  
Power Off Disables Outputs, Permitting  
Live Insertion  
19 B5  
A6  
18 B6  
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
A7  
A8  
17 B7  
16 B8  
3.3-V V  
)
CC  
A9 10  
OEBA2 11  
GND 12  
15 B9  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
14 OEAB2  
13 OEAB1  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages  
description  
This 9-bit bus transceiver is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVC863A is designed for asynchronous communication between data buses. The control-function  
implementation allows for maximum flexibility in timing.  
This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on  
the logic levels at the output-enable (OEAB and OEBA) inputs.  
The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain  
in the high-impedance state while the device is powered down.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN74LVC863A is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC863ADBLE相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC863ADBR TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADBRE4 TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADBRG4 TI

获取价格

LVC/LCX/Z SERIES, 9-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SSOP-24
SN74LVC863ADGVR TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADGVRE4 TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADW TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADWE4 TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADWR TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ADWRE4 TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC863ANSR TI

获取价格

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS