Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVC652DB

SN74LVC652DB

更新时间： 2024-11-30 13:13:51

品牌	Logo	应用领域
德州仪器 - TI		总线收发器输出元件
页数	文件大小	规格书
13页	198K
描述
LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC652DB 技术参数

生命周期：	Obsolete	Reach Compliance Code：	unknown
HTS代码：	8542.39.00.01	风险等级：	5.47
Is Samacsys：	N	其他特性：	INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
系列：	LVC/LCX/Z	JESD-30 代码：	R-PDSO-G24
长度：	8.2 mm	逻辑集成电路类型：	REGISTERED BUS TRANSCEIVER
位数：	8	功能数量：	1
端口数量：	2	端子数量：	24
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE	输出极性：	TRUE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, SHRINK PITCH
认证状态：	Not Qualified	座面最大高度：	2 mm
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	2.7 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	宽度：	5.3 mm
Base Number Matches：	1

SN74LVC652DB 数据手册

SN54LVC652A, SN74LVC652A

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCAS303H – JANUARY 1993 – REVISED AUGUST 1998

SN74LVC652A . . . DB, DW, OR PW PACKAGE

(TOP VIEW)

EPIC (Enhanced-Performance Implanted

CMOS) Submicron Process

Typical V

< 0.8 V at V

(Output Ground Bounce)

OLP

CLKAB

SAB

OEAB

= 3.3 V, T = 25°C

CLKBA

SBA

OEBA

Typical V

> 2 V at V

(Output V

Undershoot)

OHV

= 3.3 V, T = 25°C

Support Mixed-Mode Signal Operation on

All Ports (5-V Input/Output Voltage With

3.3-V V

)

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Package Options Include Plastic

GND 12

13 B8

Small-Outline (DW), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW)

Packages, and Ceramic Chip Carriers (FK)

SN54LVC652A . . . FK PACKAGE

(TOP VIEW)

description

The SN54LVC652A octal bus transceiver and

operation, and the SN74LVC652A octal bus

transceiver and register is designed for 1.65-V to

28 27 26

OEBA

3.6-V V

operation.

These devices consist of bus transceiver circuits,

D-type flip-flops, and control circuitry arranged for

multiplexed transmission of data directly from the

data bus or from the internal storage registers.

A5 10

A6 11

12 13 14 15 16 17 18

Output-enable (OEAB and OEBA) inputs are

provided to control the transceiver functions.

Select-control (SAB and SBA) inputs are provided

to select whether real-time or stored data is

transferred. The circuitry used for select control

eliminates the typical decoding glitch that occurs

NC – No internal connection

in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and

a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that are

performed with the ’LVC652A.

Data on the A or B data bus, or both, is stored in the internal D-type flip-flops by low-to-high transitions at the

appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and

SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by

simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other

data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators

in a mixed 3.3-V/5-V system environment.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...13

中文翻译

下载PDF

与SN74LVC652DB相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC652DBLE	TI	获取价格	暂无描述
SN74LVC652DBLE	ROCHESTER	获取价格	LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVC652DW	ROCHESTER	获取价格	LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVC652DW	TI	获取价格	Octal Bus Transceiver And Register With 3-State Outputs 24-SOIC -40 to 85
SN74LVC652DWR	TI	获取价格	暂无描述
SN74LVC652PW	TI	获取价格	IC LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transce
SN74LVC7001A	TI	获取价格	具有施密特触发输入的四通道双输入 1.2V 至 3.6V 与门
SN74LVC7001ABQAR	TI	获取价格	具有施密特触发输入的四通道双输入 1.2V 至 3.6V 与门 \| BQA \| 14 \|
SN74LVC7001A-Q1	TI	获取价格	具有施密特触发输入的汽车类四通道双输入 1.2V 至 3.6V 与门
SN74LVC7002A	TI	获取价格	具有施密特触发输入的 4 通道、4 输入、1.65V 至 3.6V、24mA 驱动强度或非

与SN74LVC652DB相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC652DB

SN74LVC652DB 技术参数

SN74LVC652DB 数据手册

与SN74LVC652DB相关器件

与SN74LVC652DB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC652DB

SN74LVC652DB 技术参数

SN74LVC652DB 数据手册

与SN74LVC652DB相关器件

与SN74LVC652DB相关文章

您还可以找

您在本页遇到什么问题？