5秒后页面跳转
SN74LVC646DWR PDF预览

SN74LVC646DWR

更新时间: 2024-02-09 09:31:42
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
9页 126K
描述
LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24

SN74LVC646DWR 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:TSSOP, TSSOP24,.25
Reach Compliance Code:not_compliant风险等级:5.29
其他特性:DIRECTION CONTROL; SELECT INPUT FOR MULTIPLEXED TRANSMISSION OF REGISTERED OR REAL TIME DATA控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G24长度:7.8 mm
负载电容(CL):50 pF逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.024 A位数:8
功能数量:1端口数量:2
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:8 ns
传播延迟(tpd):9 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:4.4 mmBase Number Matches:1

SN74LVC646DWR 数据手册

 浏览型号SN74LVC646DWR的Datasheet PDF文件第2页浏览型号SN74LVC646DWR的Datasheet PDF文件第3页浏览型号SN74LVC646DWR的Datasheet PDF文件第4页浏览型号SN74LVC646DWR的Datasheet PDF文件第5页浏览型号SN74LVC646DWR的Datasheet PDF文件第6页浏览型号SN74LVC646DWR的Datasheet PDF文件第7页 
SN74LVC646  
OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS  
SCAS302A – JANUARY 1993 – REVISED JULY 1995  
DB, DW, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
CLKAB  
SAB  
DIR  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
GND  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
= 3.3 V, T = 25°C  
CC  
A
CLKBA  
SBA  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
2
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
3
OHV  
OH  
= 3.3 V, T = 25°C  
4
CC  
A
5
Latch-Up Performance Exceeds 250 mA  
Per JEDEC Standard JESD-17  
6
7
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages  
8
9
10  
11  
12  
description  
B8  
This octal bus transceiver and register is designed for 2.7-V to 3.6-V V  
operation.  
CC  
The SN74LVC646 consists of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus  
is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input.  
Figure 1 illustrates the four fundamental bus-management functions that can be performed with the  
SN74LVC646.  
Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver  
mode, data present at the high-impedance port can be stored in either register or in both.  
The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR  
determines which bus receives data when OE is low. In the isolation mode (OE high), A data can be stored in  
one register and B data can be stored in the other register.  
When an output function is disabled, the input function is still enabled and can be used to store and transmit  
data. Only one of the two buses, A or B, may be driven at a time.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN74LVC646 is characterized for operation from 40°C to 85°C.  
FUNCTION TABLE  
INPUTS  
DATA I/Os  
B1 – B8  
OPERATION OR FUNCTION  
OE  
X
X
H
H
L
DIR  
X
CLKAB  
CLKBA  
SAB  
X
SBA  
X
A1 – A8  
Input  
X
Unspecified  
Input  
Store A, B unspecified  
Store B, A unspecified  
Store A and B data  
X
X
X
X
Unspecified  
X
H or L  
X
H or L  
X
X
X
Input  
Input  
X
X
X
Input disabled  
Output  
Input disabled  
Input  
Isolation, hold storage  
Real-time B data to A bus  
Stored B data to A bus  
Real-time A data to B bus  
Stored A data to B bus  
L
X
L
L
L
X
H or L  
X
X
H
Output  
Input  
L
H
H
X
L
X
Input  
Output  
L
H or L  
X
H
X
Input  
Output  
The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled;  
i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC646DWR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC646PW TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC652A TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVC652ADB TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVC652ADBR TI

获取价格

LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SSOP-
SN74LVC652ADBRE4 TI

获取价格

IC LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SS
SN74LVC652ADBRG4 TI

获取价格

IC LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SS
SN74LVC652ADGVR TI

获取价格

LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVC652ADW TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVC652ADWG4 TI

获取价格

LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-
SN74LVC652ADWR TI

获取价格

暂无描述