5秒后页面跳转
SN74LVC574ARGYR PDF预览

SN74LVC574ARGYR

更新时间: 2024-11-04 04:00:55
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路输出元件
页数 文件大小 规格书
25页 915K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574ARGYR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFN
包装说明:QFN-20针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.02Is Samacsys:N
控制类型:ENABLE LOW计数方向:UNIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PQCC-N20
JESD-609代码:e4长度:4.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:150000000 Hz最大I(ol):0.024 A
湿度敏感等级:2位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装等效代码:LCC20/24,.14X.18,20
封装形状:RECTANGULAR封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):0.01 mA
Prop。Delay @ Nom-Sup:7 ns传播延迟(tpd):21.6 ns
认证状态:Not Qualified座面最大高度:1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:3.5 mm
Base Number Matches:1

SN74LVC574ARGYR 数据手册

 浏览型号SN74LVC574ARGYR的Datasheet PDF文件第2页浏览型号SN74LVC574ARGYR的Datasheet PDF文件第3页浏览型号SN74LVC574ARGYR的Datasheet PDF文件第4页浏览型号SN74LVC574ARGYR的Datasheet PDF文件第5页浏览型号SN74LVC574ARGYR的Datasheet PDF文件第6页浏览型号SN74LVC574ARGYR的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅꢆꢂ ꢇ ꢃ ꢈꢉ ꢀꢁꢇ ꢃꢄꢅ ꢆꢂ ꢇꢃ ꢈ  
ꢊ ꢆꢋꢈꢄ ꢌꢍ ꢎꢌ ꢏꢋꢐ ꢑꢎ ꢎꢌ ꢐꢌꢍ ꢍꢏꢋ ꢒꢓ ꢌ ꢔ ꢄꢑ ꢓ ꢏꢔ ꢄꢊ ꢓꢀ  
ꢕ ꢑꢋ ꢖ ꢗ ꢏꢀꢋꢈꢋ ꢌ ꢊ ꢘꢋ ꢓ ꢘꢋꢀ  
SCAS301R − JANUARY 1993 − REVISED MARCH 2005  
D
D
D
Operate From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
D
Support Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
3.3-V V  
)
CC  
Specified From −40°C to 85°C,  
−40°C to 125°C, and −55°C to 125°C  
Max t of 7 ns at 3.3 V  
pd  
D
D
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
D
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
D
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
D
Typical V  
(Output V  
Undershoot)  
OHV  
OH  
>2 V at V  
= 3.3 V, T = 25°C  
CC  
A
− 1000-V Charged-Device Model (C101)  
SN54LVC574A . . . FK PACKAGE  
SN54LVC574A . . . J OR W PACKAGE  
SN74LVC574A . . . DB, DGV, DW, N, NS,  
OR PW PACKAGE  
SN74LVC574A . . . RGY PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
(TOP VIEW)  
1
20  
3
2 1 20 19  
18  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
1
2
3
4
5
6
7
8
9
10  
20  
19  
2Q  
3Q  
4Q  
5Q  
6Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1Q  
2
3
4
5
6
7
8
9
19  
17  
16  
15  
14  
18 2Q  
18 2Q  
17 3Q  
16 4Q  
17  
16  
15  
14  
13  
12  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
15  
14  
13  
12  
11  
5Q  
6Q  
7Q  
8Q  
CLK  
9 10 11 12 13  
10  
11  
GND  
description/ordering information  
The SN54LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V  
operation, and the  
operation.  
CC  
SN74LVC574A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V  
CC  
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively  
low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional  
bus drivers, and working registers.  
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without interface or pullup components.  
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the device when it is powered down.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2005, Texas Instruments Incorporated  
ꢊ ꢚ ꢥ ꢝ ꢜꢨ ꢣꢢ ꢠꢡ ꢢꢜ ꢞꢥ ꢧꢙ ꢟꢚ ꢠ ꢠꢜ ꢯꢑ ꢄꢏ ꢓꢐ ꢔ ꢏꢗꢰꢂ ꢗꢂꢉ ꢟꢧꢧ ꢥꢟ ꢝ ꢟ ꢞꢤ ꢠꢤꢝ ꢡ ꢟ ꢝ ꢤ ꢠꢤ ꢡꢠꢤ ꢨ  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢣ ꢚꢧ ꢤꢡꢡ ꢜ ꢠꢪꢤ ꢝ ꢬꢙ ꢡꢤ ꢚ ꢜꢠꢤ ꢨꢩ ꢊ ꢚ ꢟꢧ ꢧ ꢜ ꢠꢪꢤ ꢝ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢡ ꢉ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢙꢜ ꢚ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVC574ARGYR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC574ARGYRG4 TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
74LVC574ABQ NEXPERIA

功能相似

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-statePro

与SN74LVC574ARGYR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC574ARGYRG4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574AZQNR TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574PW TI

获取价格

8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
SN74LVC646 TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC646A TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVC646ADB TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVC646ADBLE TI

获取价格

Octal Bus Transceiver And Register With 3-State Outputs 24-SSOP -40 to 85
SN74LVC646ADBR TI

获取价格

具有三态输出的八路总线收发器和寄存器 | DB | 24 | -40 to 85
SN74LVC646ADW TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74LVC646ADWR TI

获取价格

LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-